English
Language : 

XRT86SH328_08 Datasheet, PDF (141/271 Pages) Exar Corporation – 28-CHANNEL SONET/SDH VT MAPPER REGISTER DESCRIPTION WITH M13
REV. 1.0.1
XRT86SH328
28-CHANNEL SONET/SDH VT MAPPER REGISTER DESCRIPTION WITH M13
TABLE 188: TRANSMIT STS-1/STS-3 PATH - TRANSMIT G1 BYTE VALUE REGISTER (ADDRESS LOCATION= 0X079F)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Transmit_G1_Byte_Value[7:0]
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
BIT [7:0] - Transmit G1 Byte Value:
These READ/WRITE bit-fields are used to have software control over the contents of the RDI-P and REI-P bit-fields,
within each G1 byte in the outbound STS-1/STS-3 SPE.
NOTE: If the users sets REI-P_Insertion_Type[1:0] and RDI-P_Insertion_Type[1:0] bits to the value [0, 1], then
contents of the REI-P and the RDI-P bit-fields (within each G1 byte of the outbound STS-1/STS-3 SPE) will be
dictated by the contents of this register. The REI-P_Insertion_Type[1:0] and RDI-P_Insertion_Type[1:0] bit-
fields are located in the Transmit STS-1/STS-3 Path - SONET Control Register - Byte 0 Register (Address
Location= 0x0783)
TABLE 189: TRANSMIT STS-1/STS-3 PATH - TRANSMIT F2 BYTE VALUE REGISTER (ADDRESS LOCATION= 0X07A3)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Transmit_F2_Byte_Value[7:0]
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
BIT [7:0] - Transmit F2 Byte Value
These READ/WRITE bit-fields are used to have software control over the value of the F2 byte, within each outbound
STS-1/STS-3 SPE.
If the user configures the Transmit STS-1/STS-3 POH Processor block to this register as the source of the F2 byte, then
it will automatically write the contents of this register into the F2 byte location, within each outbound STS-1/STS-3 SPE.
This feature is enabled whenever the user writes a 0 into BIT7 (F2 Byte Insertion Type) within the Transmit STS-1/STS-
3 Path - SONET Control Register - Byte 0 register (Address Location= 0x0783).
TABLE 190: TRANSMIT STS-1/STS-3 PATH - TRANSMIT H4 BYTE VALUE REGISTER (ADDRESS LOCATION= 0X07A7)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Transmit_H4_Byte_Value[7:0]
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
BIT [7:0] - Transmit H4 Byte Value
These READ/WRITE bit-fields are used to have software control over the value of the H4 byte, within each outbound
STS-1/STS-3 SPE.
If the user configures the Transmit STS-1/STS-3 POH Processor block to this register as the source of the H4 byte, then
it will automatically write the contents of this register into the H4 byte location, within each outbound STS-1/STS-3 SPE.
This feature is enabled whenever the user writes a 0 into BIT 0 (H4 Insertion Type) within the Transmit STS-1/STS-3
Path - SONET Control Register - Byte 1 register (Address Location= 0x07A7).
133