English
Language : 

XRT86VL30_1 Datasheet, PDF (113/175 Pages) Exar Corporation – SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION
REV. 1.0.0
XRT86VL30
SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION
TABLE 98: FRAMER INTERRUPT ENABLE REGISTER (FIER)
HEX ADDRESS: 0X0B05
BIT
FUNCTION
TYPE DEFAULT
DESCRIPTION-OPERATION
5 SIG_ENB
R/W
0
Change in Signaling Bits Interrupt Enable
This bit permits the user to either enable or disable the “Change in Sig-
naling Bits” Interrupt, within the XRT86VL30 device. If the user enables
this interrupt, then the Receive T1 Framer block will generate an inter-
rupt when it detects a change in the any four signaling bits (A,B,C,D) in
any one of the 24 signaling channels. Users can read the signaling
change registers (address 0x010D-0x010F) to determine which signal-
ling channel has changed state.
0 - Disables the Change in Signaling Bits Interrupt
1 - Enables the Change in Signaling Bits Interrupt
NOTE: This bit has no meaning when Robbed-Bit Signaling is disabled.
4 COFA_ENB
R/W
0
Change of Framing Alignment (COFA) Interrupt Enable
This bit permits the user to either enable or disable the “Change in FAS
Framing Alignment (COFA)” Interrupt, within the XRT86VL30 device. If
the user enables this interrupt, then the Receive T1 Framer block will
generate an interrupt when it detects a Change of Framing Alignment
Signal (e.g., the Framing bits have appeared to move to a different
location within the incoming T1 data stream).
0 - Disables the “Change of Framing Alignment (COFA)” Interrupt.
1 - Enables the “Change of Framing Alignment (COFA)” Interrupt.
3 OOF_ENB
R/W
0
Change in Out of Frame Defect Condition interrupt enable
This bit permits the user to either enable or disable the “Change in Out
of Frame Defect Condition” Interrupt, within the XRT86VL30 device. If
the user enables this interrupt, then the Receive T1 Framer block will
generate an interrupt in response to either one of the following condi-
tions.
1. The instant that the Receive T1 Framer block declares the Out of
Frame defect condition.
2. The instant that the Receive T1 Framer block clears the Out of
Frame defect condition.
0 – Disables the “Change in Out of Frame Defect Condition” Interrupt.
1 – Enables the “Change in Out of Frame Defect Condition” Interrupt.
2 FMD_ENB
R/W
0
Frame Mimic Detection Interrupt Enable
This bit permits the user to either enable or disable the “Frame Mimic
Detection” Interrupt, within the XRT86VL30 device. If the user enables
this interrupt, then the Receive T1 Framer block will generate an inter-
rupt when it detects the presence of Frame mimic bits (i.e., the payload
bits have appeared to mimic the framing bit pattern within the incoming
T1 data stream).
0 - Disables the “Frame Mimic Detection” Interrupt.
1 - Enables the “Frame Mimic Detection” Interrupt.
108