English
Language : 

XRP2997_12 Datasheet, PDF (1/8 Pages) Exar Corporation – 2A DDR I/II/III Bus Terminatio nRegulator
XRP2 99 7
2A DDR I / I I / I I I Bus Term inat ion Regulat or
October 2012
GENERAL DESCRIPTION
The XRP2997 is a Double Data Rate (DDR)
termination voltage regulator supporting all
power requirements of DDR I, II and III
memories and is capable of sinking or sourcing
2A continuously.
Tightly regulating its output voltage within
±2 0mV, the XRP2997 converts input voltages
as low as 1.1V while the output voltage is
adjustable through an external resistor divider
or by forcing the V REF pin vo ltage. It maintains
a fast line and load transient response and
only requires an output capacit ance of 22µF to
operate. An enable function via an external
MOSFET and a soft start feature allow for a
controlled implementation of
power - up
sequencing .
Built - in source/sink over current, over -
temperature and under - voltage lockout
pr otection s insure safe o peration under
abnormal operating conditions.
The XRP2997 meets JEDEC SSTL - 2, SSTL -18,
HSTL, SCSI -1 and SCSI -3 specifications for
DDR S DRAM memories.
The XRP2997 is offered in a RoHS compliant,
³JUHHQ´KfrDeeO8R-JpinHQExposed Pad SOIC
package.
APPLICAT IONS
xDDR I/II/III Memory Termination
xActive Termination Buses
xAudio - Video Equipments
xVideo - Graphics Cards
Rev. 1.2.0
FEATURES
xDDR1, DDR2 and DDR3 Support
0.75V TT Generation
±20mV Output Voltage Offset
x2 Amps Continuous Current Sourcing &
Sinking
1.1V to 5.5V Wide Inp ut Voltage Range
xAdjustable Output Voltage
xSuspend to RAM(STR), Enable & Soft
Start Functions
xStable with 22 µF Ceramic Capacitor
xUVLO, Over Temperature and Over
Current Protections
xMinimal External Components
xPin/Function Compatible
with SP2996B
xRoHS Comp OLDQW³*UHHQ´+DORJHQ
8 - Pin SOIC Packag e
TYPICAL APPLICATION DIAGRAM
Fig. 1: XRP2997 DDRIII V TT Application Diagram
Exar Corporation
48720 Kato Road, Fremont CA 94538, USA
www.exar.com
Tel. +1 510 668 - 70 00 ±Fax. +1 510 668 - 70 01