AC104QF Datasheet, PDF (7/37 Pages) List of Unclassifed Manufacturers – Ultra Low Power 10/100 Quad RMII Ethernet Transceiver

AC104QF
Ultra Low Power 10/100 Quad RMII Ethernet Transceiver
RMII (Reduced Media Independent Interface) Pins
Pin Name
TXD[1:0](0)
TXD[1:0](1)
TXD[1:0](2)
TXD[1:0](3)
TX_EN(0)
TX_EN(1)
TX_EN(2)
TX_EN(3)
RXD[1:0](0)
RXD[1:0](1)
RXD[1:0](2)
RXD[1:0](3)
CRS_DV(0)
CRS_DV(1)
CRS_DV(2)
CRS_DV(3)
RX_ER(0)
RX_ER(1)
RX_ER(2)
RX_ER(3)
REFCLK
Pin #
84, 85
74, 75
60, 61
50, 51
86
76
63
53
78,79
68,69
55,56
45,46
82
71
58
48
81
70
57
47
66
Type
I/O, D
I/O, D
I/O, D
I/O, D
I/O,D
I/O,D
I/O,D
I/O,D
I/O, D
I/O, D
I/O, D
I/O, D
I/O, D
I/O, D
I/O, D
I/O, D
I/O, D
O
O
I/O, D
I
Description
RMII Transmit Data. The MAC will source TXD[1:0](n) synchronous with
REFCLK when TX_EN(n) is asserted.
RMII Transmit Enable. TX_EN(n) is asserted high by the MAC to indicate that
valid data for transmission is presented on the TXD[1:0](n).
RMII Receive Data. The Phy will source RXD[1:0](n) synchronous with
REFCLK when CRS_DV(n) is asserted.
CRS_DV(n) is asserted high when media is non-idle.
RMII Receive Error. When RX_ER is asserted high, it indicates an error has
been detected during frame reception.
Reference Clock Input – 50 MHz-100PPM TTL
SMI (Serial Management Interface) Pins
Pin Name
MDIO
MDC
INTR
Pin #
64
65
94
Type
I/O, D
I, D
Z
Description
Management Data Input/Output. Bi-directional data interface. 1.5K pull up
resistor required (as specified in IEEE-802.3).
Management Data Clock. 0 to 25 MHz clock sourced by the MAC for transfer of
MDIO data.
Interrupt. See Registers 16 and 17 for polarity and sources. The INTR pin has a
high impedance output, a 1K Ω pull-up or pull-down resistor is needed.
2055 Gateway Parkway Suite 700, San Jose, CA 95110 [phone] (www.altimacom.com)
Altima Communications Inc. reserves the right to make changes to this document without notice.
Document Revision 3.2
Page 7 of 37