SPFD54126B Datasheet, PDF (220/232 Pages) List of Unclassifed Manufacturers – 528-CHANNEL DRIVER WITH SYSTEM-ON-CHIP (SOC) FOR COLOR AMORPHOUS TFT LCD

Evaluation Only. Created with Aspose.Pdf.Kit. Copyright 2002-2005 Aspose Pty Ltd
Preliminary
SPFD54126B
8.4. Serial Interface Characteristics (3-pin Serial)
CSX
SCL
VIH
VIL
T_CSS
T_SCYCW /T_SCYCR
VIH
VIL
T_SHW /T_SHR
T_SLW /T_SLR
T_CSH
T_SCC
T_CHW
T_SDS
T_SDH
VIH
SDA
(DIN)
VIL
T_ACC
T_OH
SDA
om ^(DOUT)
VIH
VIL
Fig. 8.4.1 3-pin Serial Interface Characteristics
nd.c _{Table 8.4.1: 3-pin Serial Interface Characteristics}
tre ^Signal
b _CSX
www.m ^SCL
Symbol
T_CSS
T_CSH
T_SCC
T_CHW
T_SCYCW
T_SHW
T_SLW
T_SCYCR
T_SHR
Parameter
Chip select setup time
Chip select hold time
Chip select setup time
Chip select setup time
Serial clock cycle (Write)
SCL “H” pulse width (Write)
SCL “L” pulse width (Write)
Serial clock cycle (Read)
SCL “H” pulse width (Read)
MIN MAX Unit
60
ns
65
ns
20
ns
40
ns
100
ns
35
ns -
35
ns
150
ns
60
ns
T_SLR SCL “L” pulse width (Read)
60
ns
Description
SDA
(DIN)
(DOUT)
T_SDS
T_SDH
T_ACC
T_OH
Data setup time
Data hold time
Access time
Output disable time
30
ns
30
ns
10
ns For maximum C_L=30pF
15
ns ^{For minimum C}L^=8pF
Note 1: VDD1=1.6 to 3.6V, VDD=2.6 to 3.5V, AGND=DGND=0V, Ta=-30 to 70℃ (to +85℃ no damage)
Note 2: The input signal rise time and fall time (tr, tf) is specified at 15 ns or less.
Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.
© ORISE Technology Co., Ltd.
220
Proprietary & Confidential
Apr. 25, 2006
Preliminary Version: 0.1