NUC472HI8AE Datasheet, PDF (13/250 Pages) List of Unclassifed Manufacturers – 32-bit Microcontroller

NUC472
– Supports external power input pin (V_BAT)
– Supports tamper detection function
Tamper Detection
– Supports external tamper detection up to 2 input pins
– Reset, NMI or Interrupt generated once tamper detected
 UART
– Supports up to six UART controllers
– Supports flow control (CTS and RTS)
– UART0 with 64-byte FIFO is for high speed
– UART1~5 with 16-byte FIFO for standard device
– Supports IrDA (SIR) and LIN function
– Supports RS-485 9-bit mode and direction control
– Programmable baud-rate generator up to 1/16 system clock
– Supports PDMA mode
Smart Card Interface
– Supports up to six ISO-7816-3 ports
– Compliant to ISO-7816-3 T=0, T=1
– Separate receive / transmit 4 bytes entry FIFO for data payloads
– Programmable transmission clock frequency
– Programmable receiver buffer trigger level
– Programmable guard time selection (11 ETU ~ 267 ETU)
– A 24-bit and two 8 bit time out counter for Answer to Request (ATR) and waiting times
processing
– Supports auto inverse convention function
– Supports transmitter and receiver error retry and error limit function
– Supports hardware activation/deactivation sequence process
– Supports hardware warm reset sequence process
– Supports hardware auto deactivation sequence when detect the card is removal
– Supports UART function
PS/2 Device Controller
–
–
–
–
–
 I²C
Host communication inhibit and request to send detection
Reception frame error detection
Programmable 1 to 16 bytes transmit buffer to reduce CPU intervention
Double buffer for data reception
S/W override bus
–
–
–
–
–
–
–
–
–
–
–
–
 SPI
Supports up to five sets of I²C device
Master/Slave mode
Bidirectional data transfer between masters and slaves
Multi-master bus
Arbitration between simultaneously transmitting masters without corruption of serial
data on the bus
Serial clock synchronization allows devices with different bit rates to communicate via
one serial bus
Serial clock synchronization can be used as a handshake mechanism to suspend and
resume serial transfer
Programmable clocks allowing versatile rate control
Supports multiple address recognition (four slave address with mask option)
Supports speed up to 1Mbps
Supports PDMA mode
Supports multi-address wake-up function
June 16, 2016
Page 13 of 250
Rev 1.09