English
Language : 

SEU02G64B4BF2SA-25R Datasheet, PDF (12/16 Pages) List of Unclassifed Manufacturers – 2GB DDR2 . SDRAM unbuffered DIMM
preliminary Data Sheet
Rev.0.9 17.12.2012
SERIAL PRESENCE-DETECT MATRIX
BYTE
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
DESCRIPTION
NUMBER OF SPD BYTES USED
TOTAL NUMBER OF BYTES IN SPD DEVICE
FUNDAMENTAL MEMORY TYPE
NUMBER OF ROW ADDRESSES ON ASSEMBLY
NUMBER OF COLUMN ADDRESSES ON ASSEMBLY
DIMM HIGHT AND MODULE RANKS
MODULE DATA WIDTH
MODULE DATA WIDTH (continued)
MODULE VOLTAGE INTERFACE LEVELS (VDDQ)
SDRAM CYCLE TIME, (tCK ) [max CL]
CAS LATENCY = 6 (6400), CL = 5 (5300)
SDRAM ACCESS FROM CLOCK, (tAC) [max CL]
CAS LATENCY = 6 (6400); CL = 5 (5300)
MODULE CONFIGURATION TYPE
REFRESH RATE / TYPE
SDRAM DEVICE WIDTH (PRIMARY SDRAM)
ERROR- CHECKING SDRAM DATA WIDTH
MINIMUM CLOCK DELAY, BACK-TO-BACK
RANDOM COLUMN ACCESS
BURST LENGTHS SUPPORTED
NUMBER OF BANKS ON SDRAM DEVICE
CAS LATENCIES SUPPORTED
MODULE THICKNESS
DDR2 DIMM TYPE
SDRAM MODULE ATTRIBUTES
SDRAM DEVICE ATTRIBUTES: Weak Driver and 50
ODT
SDRAM CYCLE TIME, (tCK) [max CL – 1]
CAS LATENCY = 5 (6400), CL = 4 (5300)
SDRAM ACCESS FROM CK, (tAC) [max CL – 1]
CAS LATENCY = 5 (6400), CL = 4 (5300)
SDRAM CYCLE TIME, (tCK) [max CL – 2]
CAS LATENCY = 4 (6400), CL = 3 (5300)
SDRAM ACCESS FROM CK, (tAC) [max CL – 2]
CAS LATENCY = 4 (6400), CL = 3 (5300)
MINIMUM ROW PRECHARGE TIME, (tRP)
MINIMUM ROW ACTIVE TO ROW ACTIVE, (tRRD)
MINIMUM RAS# TO CAS# DELAY, (tRCD)
MINIMUM RAS# PULSE WIDTH, (tRAS)
MODULE BANK DENSITY
6400-6-6-6
0x80
0x08
0x08
0x0E
0x0A
0x61
0x40
0x00
0x05
5300-5-5-5
0x25
0x30
0x40
0x70
0x00
0x82
0x08
0x00
0x00
0x0C
0x08
0x01
0x02
0x00
0x07
0x45
0x38
0x30
0x3D
0x45
0x50
0x3D
0x50
0x50
0x3C
0x1E
0x3C
0x2D
0x01
0x60
Swissbit AG
Industiestrasse 4
CH-9552 Bronschhofen
Fon: +41 (0) 71 913 03 03
Fax: +41 (0) 71 913 03 15
www.swissbit.com
eMail: info@swissbit.com
Page 12
of 16