RTL8181 Datasheet, PDF (12/50 Pages) List of Unclassifed Manufacturers – Wireless LAN Access Point/Gateway Controller

*A=Analog signal
*X=Not used .
RTL8181
3. Address Mapping
The RTL8181 supports up to 4 gigabytes of address space. The memory map of RTL8181 is managed by MMU, which will
translate the virtual address to physical address. The memory is segmented into four regions by its access mode and caching
capability as shown in following table.
Segment Size Caching Virtual address range
KUSEG 2048M cacheable 0x0000_0000-0x7fff_ffff
KSEG0 512M cacheable 0x8000_0000-0x9fff_ffff
KSEG1 512M uncachable 0xa000_0000-0xbfff_ffff
KSEG2 512M cacheable 0xc000_0000-0xfeff_ffff
KSEG2 512M cacheable 0xff00_0000-0xffff_ffff
Physical address range
set in TLB
0x0000_0000-0x1fff_ffff
0x0000_0000-0x1fff_ffff
set in TLB
0xff00_0000-0xffff_ffff
Mode
user/kernel
kernel
kernel
kernel
kernel
The RTL8181 has two memory mapping modes: direct memory mapping and TLB (Translation Look-aside Buffer) address
mapping. When virtual address is located in the regions KSEG0, KSEG1 or higher half of KSEG2 segments, it physical
address will be mapped directly from virtual address with an offset. If virtual address used is in the regions of KUSEG or
lower half of KSEG2 segment, its physical address will be referred from TLB entry. RTL8181 contains 16 TLB entries, each
of which maps to a page, with read/write access, cache-ability and process id.
In RTL8181, SDRAM is mapped from physical address 0x0000_0000 to maximum 0x01ff_ffff (32M bytes). After reset,
RTL8181 will start to fetch instructions from physical address 0x1fc0_0000, the starting address of flash memory. The flash
memory is mapped from physical address 0x1fc0_0000 to maximum 0x1fff_ffff (4M bytes).
CONFIDENTIAL
12
v1.0