ML610Q178 Datasheet, PDF (12/28 Pages) List of Unclassifed Manufacturers – The low power micro controller corresponding to 5v for household appliances

FEDL610Q178FULL-01
ML610Q178
Pin name I/O
Description
UART
TXD0
O
UART0 data output pin. Allocated to the secondary function of the P43 pin
and the fourthly function of the P53 pin.
RXD0
I
UART0 data input pin. Allocated to the primary function of the P02 pin and
the secondary function of the P42 pin.
TXD1
O
UART1 data output pin. Allocated to the secondary function of the P53 pin
and the fourthly function of the P43 pin.
RXD1
I
UART1 data input pin. Allocated to the primary function of the P03 pin and
the secondary function of the P52 pin.
I²C bus interface
SDA
SCL
I²C data input/output pin. This pin is used as the secondary function of the
I/O P40 pin. This pin has an NMOS open drain output. When using this pin as
a function of the I²C, externally connect a pull-up resistor.
I²C clock output pin. This pin is used as the secondary function of the P41
I/O pin. This pin has an NMOS open drain output. When using this pin as a
function of the I²C, externally connect a pull-up resistor.
Synchronous serial (SSIO)
SIN0
I
Synchronous serial data input pin. Allocated to the tertiary function of the
P40 pin and P44 pin.
SCK0
I/O
Synchronous serial clock input/output pin. Allocated to the tertiary function
of the P41 pin and P45 pin.
SOUT0
O
Synchronous serial data output pin. Allocated to the tertiary function of the
P42 pin and P46 pin.
SIN1
I
Synchronous serial data input pin. Allocated to the tertiary function of the
P50 pin .
SCK1
I/O
Synchronous serial clock input/output pin. Allocated to the tertiary function
of the P51 pin.
SOUT1
O
Synchronous serial data output pin. Allocated to the tertiary function of the
P52 pin.
PWM
Primary/
Logic
Secondary
Secondary
Positive
Fourthly
Secondary Positive
Secondary
Positive
Fourthly
Secondary Positive
Secondary Positive
Secondary Positive
Tertiary Positive
Tertiary
—
Tertiary Positive
Tertiary Positive
Tertiary
—
Tertiary Positive
PWM4
O PWM4 output pin. Allocated to the tertiary function of the P34 and P43 pins. Tertiary Positive
PWM5
O PWM5 output pin. Allocated to the tertiary function of the P35and P47 pins.
T0P4CK
I
T1P5CK
I
PW45EV0
I
PW45EV1
External interrupt
NMI
I
EXI0–EXI3
I
External clock input pin for timer 0 and PWM4. Allocated to the primary
function of the P44 pin.
External clock input pin for timer 1 and PWM5. Allocated to the primary
function of the P45 pin.
Control start /stop pin for PWM4 and PWM5. Allocated to the primary
function of the P00 pin and P30 pin.
External non-maskable interrupt input pin. The interrupt occurs on both the
rising and falling edges.
External maskable interrupt input pins. It is possible, for each bit, to specify
whether the interrupt is enabled and select the interrupt edge by software.
Allocated to the primary function of the P00–P03 pins.
Tertiary Positive
Primary
—
Primary
—
Primary
—
Primary
Positive/
Negative
Primary
Positive/
Negative
12/28