TDA19989BET Datasheet, PDF(1/1 Page) List of Unclassifed Manufacturers – 150 MHz pixel rate HDMI 1.4 transmitter with 3 x 8 -bit video inputs and CEC support

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

TDA19989BET Datasheet, PDF (1/1 Pages) List of Unclassifed Manufacturers – 150 MHz pixel rate HDMI 1.4 transmitter with 3 x 8 -bit video inputs and CEC support

Check out the NXP BETA site here!

Select site: English

Home About NXP News Careers Investors Order/buy Tech support Contact my.NXP

Type search here

Advanced search / Selection guides

Products ... HDMI HDMI transmitters TDA19989BET

TDA19989BET

Datasheet

Datasheet confidential

Request datasheet

Preview

Product information

Selection guide

150 MHz pixel rate HDMI 1.4 transmitter with 3 x 8 -bit video inputs

and CEC support

General description

Features and benefits

Applications

Quick reference

Parametrics/similar products

Block diagrams/pinning

Pricing/ordering/availability

Samples

Products/packages

Quality/reliability/chemical

content

Design support

Print/email

Disclaimers

All information hereunder is subject to the subsequent disclaimers

Applications

Looking for

General description

Hide

TDA19989BET is a very low power and very small size High-Definition Multimedia Interface (HDMI) v. 1.4 transmitter. It is backward compatible DVI 1.0 and can be connected to any DVI 1.0

and HDMI sink.

This device is primarily intended for mobile applications like Digital Video Camera (DVC), Digital Still Camera (DSC), Portable Multimedia Player (PMP), Mobile Phone an-Md oUbltilrea Personal

Computer (UM PC) where size and very low power are mandatory for battery autonomy. It allows mixing 3 Ã 8-bit RGB or YCbCr video stream with a pixel rate up to 150 MHz together with

one S/PDIF or two I2S-bus audio streams with an audio sampling rate up to192 kHz.

In order to be compatible with most applications, TDA19989BET integrates a full programmable input formatter and color space conversion block. The video input formats accepted are YCbCr

4 :4 : 4 (up to 3 Ã 8-bit), YCbCr 4 : 2 : 2 sem-iplanar (up to 2 Ã 12-bit) and YCbCr 4 : 2 : 2 compliant with ITU656 (up to 1 Ã 1-2bit). In case of ITU656-like format, the input pixel clock can be

made active on one (SDR mode) or both edges (DDR mode)T.his device provides additional embedded feature like CEC (Consumer Electronic Control). CEC is a single bidirectional wire that

transmits CEC commands (like Standby from remote control) over the home appliance network connected through this wire. This eliminates the need of any additional device to handle this

feature thus improving BOM (Bill Of Materials) of the whole system and enabling the connected devices (CEC enabled) to be controlled by only one remote control.

TDA19989BET supports xvYCC HDMI 1.4 feature.

It can be switched to very low power Standby or Sleep modes to save power when HDMI is not used. TDA19989BET includes I2C-bus master interface for DDC-bus communication for EDID

reading. This device can be controlled or configured via I2C-bus interface.

Features and benefits

Compliance:

DVI 1.0

HDMI 1.4

EIA/CEA-861B

CEC (HDMI 1.4)

SimplayHD

Video:

xvYCC HDMI 1.4 feature

Video formats with a pixel rate up to 150 MHz:

RGB 4 : 4 : 4

YCbCr 4 : 4 : 4

YCbCr 4 : 2 : 2 sem-iplanar

YCbCr 4 : 2 : 2 ITU656

Maximum resolution:

1080p for TV

1600 Ã 1200 at 60 Hz for PC (UXGA60)

720p/1080i in ITU656

Programmable color space converter:

RGB to YCbCr

YCbCr to RGB

Programmable input formatter and upsampler/interpolator allows input of any of the 4 : 4 : 4, 4 : 2 : 2 sem-pi lanar, 4 : 2 : 2 ITU656-like formats

Horizontal synchronization, vertical synchronization and Data Enable (DE) inputs or VREF, HREF and FREF could be used for input data synchronization

Pixel clock input can be made active on one or both edges (selectable by I2C-bus)

Repetition of video samples as required by HDMI specification

Audio:

2 Ã I2S-bus 2 channels or one S/PDIF; audio data rate up to 192 kHz

System operation:

Master DDC-bus interface for EDID read

Controllable via I2C-bus

Downstream availability through the use of hot plug detect (HPD) and receiver detection (RxSense)

Package:

TFBGA64

Size 4.5 Ã 4.5 Ã 0.95 mm

Power management:

External voltage supplies 1.8 V

Low power

Flexible power modes

Miscellaneous:

POR (Power-On Reset)

Audio and video inputs LV-CMOS 1.8 V compatible and LV-CMOS 3.3 V tolerant

250 MHz to 1.5 GHz TMDS transmitter operation

Hide

Applications

Digital Video Camera (DVC)

Digital Still Camera (DSC)

Portable Multimedia Player (PMP)

Mobile Phone

Ultra-Mobile Personal Computer (UM PC)

Hide

Parametrics/similar products

Hide

Type

number

Package

package

reference

code

TDA19989BET

SOT962-3

(TFBGA64)

TFBGA64

product Output

status

number

Production 1

HDMI video

1.4a

1080p

50/60

Hz 8-

bit

color

Max

video

pixel

Rate

(GHz)

150

High

Bit

Rate

Audio

HDCP CEC Video

Upscale

HDMI

1.4a:

HDMI

1.4a:

Adobe

RGB

no yes no

yes yes

HDMI I/O

1.4a:

ARC

Supply

voltage

(V)

no RGB/YUV 1.8 V

Total

power

Operation

mode

typical(W)

1080p:140