|
SDN01G64D1BJ2SA-50 Datasheet, PDF (1/14 Pages) List of Unclassifed Manufacturers – 1024MB DDR SDRAM SoDIMM | |||
|
Data Sheet
Rev.1.1 24.01.2013
1024MB DDR SDRAM SoDIMM
200 PIN SO-DIMM
SDN01G64D1BJ2SA-xxR
1GByte in FBGA Technology
RoHS compliant
Options:
ï§ Data Rate / Latency
DDR 400 MT/s CL3
DDR 333 MT/s CL2.5
Marking
-50
-60
ï§ Module density
1GByte with 16 dies and 2 rank
ï§ Standard Grade (TA)
E-Grade
(TA)
I-Grade
(TA)
W-Grade
(TA)
0°C to 70°C
0°C to 85°C
-25°C to 85°C
-40°C to 85°C
*) The refresh rate has to be doubled when 85°C<TC<95°C*)
Environmental Requirements:
ï§ Operating temperature (ambient)
Standard Grade
0°C to 70°C
E-Grade
0°C to 85°C
I-Grade
-25°C to 85°C
W-Grade
-40°C to 85°C
ï§ Operating Humidity
10% to 90% relative humidity, noncondensing
ï§ Operating Pressure
105 to 69 kPa (up to 10000 ft.)
ï§ Storage Temperature
-55°C to 100°C
ï§ Storage Humidity
5% to 95% relative humidity, noncondensing
ï§ Storage Pressure
1682 PSI (up to 5000 ft.) at 50°C
Features:
ï§ 200-pin 64-bit DDR1 Small Outline Dual-In-Line Double
Data Rate Synchronous DRAM module
ï§ Module organization: dual rank128M x 64
ï§ VDD = 2.5V ±0.2V, VDDQ 2.5V ±0.2V
ï§ VDD = 2.6V ±0.1V, VDDQ 2.6V ±0.1V (DDR400)
ï§ 2.5V I/O ( SSTL_2 compatible)
ï§ Serial Presence Detect with EEPROM
ï§ Gold-contact pads
ï§ This module is fully pin and functional compatible to the
JEDEC PC-3200 spec. and JEDEC- Standard MO-224.
(see www.jedec.org)
ï§ The pcb and all components are manufactured according
to the RoHS compliance specification [EU Directive
2002/95/EC Restriction of Hazardous Substances (RoHS)]
ï§ DDR1 - SDRAM component Samsung K4H510838J
ï§ 64Mx8 DDR1 SDRAM in 60-ball FBGA package
ï§ Internal, pipelined double-data-rate (DDR)
ï§ 2n pre-fetch architecture
ï§ DLL to align DQ and DQS transitions with CK
ï§ Bidirectional data strobe (DQS) transmitted/received with
data, source-synchronous data capture
ï§ Differential clock inputs (CK and CK#)
ï§ Commands entered on each positive CK edge
ï§ Four internal banks for concurrent operation
ï§ Data mask (DM) for masking write data
ï§ Programmable burst length: 2,4 or 8
ï§ Adjustable data-output drive strength
ï§ Auto Refresh (CBR) and Self Refresh, 8k Refresh every
64ms
Figure: mechanical dimensions1
Swissbit AG
Industriestrasse 4
CH â 9552 Bronschhofen
Fon: +41 (0) 71 913 03 03
Fax: +41 (0) 71 913 03 15
1if no tolerances specified ± 0.15mm
www.swissbit.com
email: info@swissbit.com
Page 1
of 14
|
▷ |