KVR18R13S8L-4 Datasheet, PDF (1/2 Pages) List of Unclassifed Manufacturers – 4GB 1Rx8 512M x 72-Bit PC3-14900

Memory Module Specifications
KVR18R13S8L/4
4GB 1Rx8 512M x 72-Bit PC3-14900
CL13 Registered w/Parity VLP 240-Pin DIMM
DESCRIPTION
This document describes ValueRAM's 512M x 72-bit (4GB)
DDR3-1866 CL13 SDRAM (Synchronous DRAM), registered
w/parity, 1Rx8 ECC, VLP (very low profile) memory module,
based on nine 512M x 8-bit FBGA components. The SPD is
programmed to JEDEC standard latency DDR3-1866 timing of
13-13-13 at 1.5V. This 240-pin DIMM uses gold contact
fingers. The electrical and mechanical specifications are as
follows:
FEATURES
• JEDEC standard 1.5V (1.425V ~ 1.575V) Power Supply
• VDDQ = 1.5V (1.425V ~ 1.575V)
• 933MHz fCK for 1866Mb/sec/pin
• 8 independent internal bank
• Programmable CAS Latency: 13,11, 10, 9, 8, 7, 6
• Programmable Additive Latency: 0, CL - 2, or CL - 1 clock
• 8-bit pre-fetch
• Burst Length: 8 (Interleave without any limit, sequential with
starting address “000” only), 4 with tCCD = 4 which does not allow
seamless read or write [either on the fly using A12 or MRS]
• Bi-directional Differential Data Strobe
• Internal(self) calibration : Internal self calibration through ZQ pin
(RZQ : 240 ohm ± 1%)
• On Die Termination using ODT pin
• On-DIMM thermal sensor (Grade B)
• Average Refresh Period 7.8us at lower than TCASE 85°C,
3.9us at 85°C < TCASE < 95°C
• Asynchronous Reset
• PCB : Height 0.740” (18.75mm), double sided component
SPECIFICATIONS
CL(IDD)
Row Cycle Time (tRCmin)
Refresh to Active/Refresh
Command Time (tRFCmin)
Row Active Time (tRASmin)
Maximum Operating Power
UL Rating
Operating Temperature
StorageTemperature
13 cycles
47.125ns (min.)
260ns (min.)
34ns (min.)
TBD W*
94 V - 0
0^o C to 85^o C
-55^o C to +100^o C
*Power will vary depending on the SDRAM used.
Continued >>
Document No. VALUERAM1458-001.A00 10/13/14 Page 1