English
Language : 

KVR16N11K2-16 Datasheet, PDF (1/2 Pages) List of Unclassifed Manufacturers – 16GB (8GB 2Rx8 1G x 64-Bit x 2 pcs.)
Memory Module Specifications
KVR16N11K2/16
16GB (8GB 2Rx8 1G x 64-Bit x 2 pcs.)
PC3-12800 CL11 240-Pin DIMM Kit
DESCRIPTION
ValueRAM's KVR16N11K2/16 is a kit of two 1G x 64-bit (8GB)
DDR3-1600 CL11 SDRAM (Synchronous DRAM) 2Rx8, memory
modules, based on sixteen 512M x 8-bit FBGA components per
module. Total kit capacity is 16GB. The SPDs are programmed
to JEDEC standard latency DDR3-1600 timing of 11-11-11 at
1.5V. Each 240-pin DIMM uses gold contact fingers. The
electrical and mechanical specifications are as follows:
FEATURES
• JEDEC standard 1.5V (1.425V ~1.575V) Power Supply
• VDDQ = 1.5V (1.425V ~ 1.575V)
• 800MHz fCK for 1600Mb/sec/pin
• 8 independent internal bank
• Programmable CAS Latency: 11, 10, 9, 8, 7, 6
• Programmable Additive Latency: 0, CL - 2, or CL - 1 clock
• 8-bit pre-fetch
• Burst Length: 8 (Interleave without any limit, sequential with
starting address “000” only), 4 with tCCD = 4 which does not
allow seamless read or write [either on the fly using A12 or
MRS]
• Bi-directional Differential Data Strobe
• Internal(self) calibration : Internal self calibration through ZQ
pin (RZQ : 240 ohm ± 1%)
• On Die Termination using ODT pin
• Average Refresh Period 7.8us at lower than TCASE 85°C,
3.9us at 85°C < TCASE < 95°C
• Asynchronous Reset
• PCB: Height 0.740” (18.75mm) or 1.180” (30.00mm)
SPECIFICATIONS
CL(IDD)
Row Cycle Time (tRCmin)
Refresh to Active/Refresh
Command Time (tRFCmin)
Row Active Time (tRASmin)
Maximum Operating Power
UL Rating
Operating Temperature
Storage Temperature
11 cycles
48.125ns (min.)
260ns (min.)
35ns (min.)
TBD W* (per module)
94 V - 0
0o C to 85o C
-55o C to +100o C
*Power will vary depending on the SDRAM used.
Important Information: The module defined in this data sheet is one of several configurations available under
this part number. While all configurations are compatible, the DRAM combination and/or the module height
may vary from what is described here.
Continued >>
Document No. VALUERAM1244-001.B00 03/26/15 Page 1