English
Language : 

KVR16LR11D8K4-32I Datasheet, PDF (1/2 Pages) List of Unclassifed Manufacturers – 32GB (8GB 2Rx8 1G x 72-Bit x 4 pcs.) PC3L-12800
Memory Module Specifications
KVR16LR11D8K4/32I
32GB (8GB 2Rx8 1G x 72-Bit x 4 pcs.) PC3L-12800
CL11 Registered w/Parity 240-Pin DIMM Kit
DESCRIPTION
ValueRAM's KVR16LR11D8K4/32I is a kit of four 1G x 72-bit
(8GB) DDR3L-1600 CL11 SDRAM (Synchronous DRAM), low
voltage, registered w/parity, 2Rx8 ECC, Intel® Compatibility
Tested, memory modules, based on eighteen 512M x 8-bit
FBGA components per module. Total kit capacity is 32GB. The
SPDs are programmed to JEDEC standard latency DDR3-1600
timing of 11-11-11 at 1.35V and 1.5V. Each 240-pin DIMM uses
gold contact fingers. The electrical and mechanical specifica-
tions are as follows:
SPECIFICATIONS
CL(IDD)
11 cycles
Row Cycle Time (tRCmin)
48.125ns (min.)
Refresh to Active/Refresh
Command Time (tRFCmin)
260ns (min.)
Row Active Time (tRASmin)
35ns (min.)
Maximum Operating Power (@1.35V) TBD W* (per module)
UL Rating
94 V - 0
Operating Temperature
0o C to 85o C
Storage Temperature
-55o C to +100o C
FEATURES
• JEDEC standard 1.35V (1.28V ~ 1.45V) and 1.5V (1.425V ~
1.575V) Power Supply
• VDDQ = 1.35V (1.28V ~ 1.45V) and 1.5V (1.425V ~ 1.575V)
• 800MHz fCK for 1600Mb/sec/pin
• 8 independent internal bank
• Programmable CAS Latency: 11, 10, 9, 8, 7, 6
• Programmable Additive Latency: 0, CL - 2, or CL - 1 clock
• 8-bit pre-fetch
• Burst Length: 8 (Interleave without any limit, sequential with
starting address “000” only), 4 with tCCD = 4 which does not
allow seamless read or write [either on the fly using A12 or
MRS]
• Bi-directional Differential Data Strobe
• Internal(self) calibration : Internal self calibration through ZQ
pin (RZQ : 240 ohm ± 1%)
• On Die Termination using ODT pin
• On-DIMM thermal sensor (Grade B)
• Average Refresh Period 7.8us at lower than TCASE 85°C,
3.9us at 85°C < TCASE < 95°C
• Asynchronous Reset
• PCB : Height 1.180” (30.00mm), double sided component
*Power will vary depending on the SDRAM and
Register/PLL used.
Continued >>
Document No. VALUERAM1427-001.A00 04/22/14 Page 1