HX424C15FB-4 Datasheet, PDF (1/2 Pages) List of Unclassifed Manufacturers – DDR4-2400 CL15 288-Pin DIMM

HX424C15FB/4
4GB 512M x 64-Bit
DDR4-2400 CL15 288-Pin DIMM
SPECIFICATIONS
CL(IDD)
Row Cycle Time (tRCmin)
Refresh to Active/Refresh
Command Time (tRFCmin)
Row Active Time (tRASmin)
Maximum Operating Power
UL Rating
Operating Temperature
Storage Temperature
15 cycles
46.75ns(min.)
260ns(min.)
29.125ns(min.)
TBD W*
94 V - 0
0^o C to +85^o C
-55^o C to +100^o C
*Power will vary depending on the SDRAM used.
DESCRIPTION
HyperX HX424C15FB/4 is a 512M x 64-bit (4GB) DDR4-2400 CL15
SDRAM (Synchronous DRAM) 1Rx8, memory module, based on
eight 512M x 8-bit FBGA components per module. Each module
kit supports Intel® Extreme Memory Profiles (Intel® XMP)
2.0. Each module has been tested to run at DDR4-2400 at a low
latency timing of 15-15-15 at 1.2V. Additional timing parameters
are shown in the Plug-N-Play (PnP) Timing Parameters
section below. The JEDEC standard electrical and
mechanical specifications are as follows:
Note: The PnP feature offers a range of speed and timing options to support
the widest variety of processors and chipsets. Your maximum speed will
be determined by your BIOS.
JEDEC/XMP TIMING PARAMETERS
• JEDEC/PnP: DDR4-2400 CL15-15-15 @1.2V
DDR4-2133 CL14-14-14 @1.2V
•XMP Profile #1: DDR4-2400 CL15-15-15 @1.2V
FEATURES
• Power Supply: VDD = 1.2V Typical
• VDDQ = 1.2V Typical
• VPP - 2.5V Typical
• VDDSPD = 2.2V to 3.6V
• Nominal and dynamic on-die termination (ODT) for
data, strobe, and mask signals
• Low-power auto self refresh (LPASR)
• Data bus inversion (DBI) for data bus
• On-die VREFDQ generation and calibration
• Single-rank
• On-board I2 serial presence-detect (SPD) EEPROM
• 16 internal banks; 4 groups of 4 banks each
• Fixed burst chop (BC) of 4 and burst length (BL) of 8
via the mode register set (MRS)
• Selectable BC4 or BL8 on-the-fly (OTF)
• Fly-by topology
• Terminated control command and address bus
• Height 1.340” (34.04mm), w/heatsink
kingston.com/hyperx
Continued >>
Document No. 4807349-001.A00 07/20/15 Page 1