EM6521 Datasheet, PDF (26/68 Pages) List of Unclassifed Manufacturers – 4 bit Microcontroller

R
EM6521
6.7 Serial Interface Registers
Table 6.7.1 Register RegSCntl1
Bit
Name
Reset
R/W
Description
3
MS1
0
R/W
Frequency selection
2
MS0
0
R/W
Frequency selection
1
POSnNeg
0
R/W
Positive or negative clock edge selection for
shift operation
0
MSBnLSB
0
R/W
Shift MSB or LSB value first
Default "0" is: Slave mode external clock, negative edge, LSB first
Table 6.7.2 Frequency and Master Slave Mode Selection
MS1
0
0
1
1
MS0
0
1
0
1
Description
Slave mode: Clock from external
Master mode: System clock / 4
Master mode: System clock / 2
Master mode: System clock
Table 6.7.3 Register RegSCntl2
Bit
Name
Reset
R/W
Description
3
Start
0
R/W
Enabling the interface,
2
Status
0
R/W
Ready or Chip Select output on PSP[1]
1
OM[1]
0
R/W
Output mode select 1
0
OM[0]
0
R/W
Output mode select 0
Default "0" is: Interface disabled, status 0, serial mode, output tristate.
Table 6.7.4 Register RegSDataL
Bit
Name
Reset
R/W
3
SerDataL[3]
0
R/W
2
SerDataL[2]
0
R/W
1
SerDataL[1]
0
R/W
0
SerDataL[0]
0
R/W
Default "0" is: Data equal 0.
Description
Serial data low nibble
Serial data low nibble
Serial data low nibble
Serial data low nibble
Table 6.7.5 Register RegSDataH
Bit
Name
Reset
R/W
3
SerDataH[3]
0
R/W
2
SerDataH[2]
0
R/W
1
SerDataH[1]
0
R/W
0
SerDataH[0]
0
R/W
Default "0" is: Data equal 0.
Description
Serial data high nibble
Serial data high nibble
Serial data high nibble
Serial data high nibble
Copyright © 2005, EM Microelectronic-Marin SA
26
www.emmicroelectronic.com