EM42AM1684RTA-75L Datasheet, PDF (23/24 Pages) List of Unclassifed Manufacturers – 256Mb DDR SDRAM

256Mb DDR SDRAM
/QFC Timing on Write Operation with tDQSSmin
/QFC on writes is enabled as soon as possible after the clock edge of write
command and disabled as soon as possible after the last DQS-in low going
edge.
CLK, /CLK
0
1
2
3
4
5
6
7
8
Command
Write
DQS@tDQSmin
DQS@tDQSSmin
Hi-Z
/QFC
Dout0 Dout1
tQCK
tQOH
BL=2
Preliminary _{DCC-DD041157-3}
23/37