English
Language : 

DM9601 Datasheet, PDF (18/58 Pages) List of Unclassifed Manufacturers – USB Ethernet MAC Controller with Intergrated 10/100 PHY
DM9601
USB to Ethernet MAC Controller with Integrated 10/100 PHY
10. Vendor Control and Status Register Set
The DM9601 implements several control and status
registers, which can be accessed by the USB vendor
register type commands. All CRs are set to their default
values by hardware or software reset unless they are
specified.
Register
NCR
NSR
TCR
TSR I
TSR II
RCR
RSR
ROCR
BPTR
FCTR
FCR
EPCR
EPAR
EPDRL
EPDRH
WCR
PAR
Description
Network Control Register
Network Status Register
TX Control Register
TX Status Register I
TX Status Register II
RX Control Register
RX Status Register
Receive Overflow Counter Register
Back Pressure Threshold Register
Flow Control Threshold Register
RX Flow Control Register
EEPROM & PHY Control Register
EEPROM & PHY Address Register
EEPROM & PHY Low Byte Data Register
EEPROM & PHY High Byte Data Register
Wake Up Control Register
Physical Address Register
MAR
GPCR
GPR
TWPAL
TWPAH
TRPAL
TRPAH
RWPAL
RWPAH
RRPAL
RRPAH
VID
PID
CHIPR
USBDA
RXC
TXC/USBS
USBC
Multicast Address Register
General Purpose Control Register
General Purpose Register
TX SRAM write pointer address low byte
TX SRAM write pointer address high byte
TX SRAM read pointer address low byte
TX SRAM read pointer address high byte
RX SRAM write pointer address low byte
RX SRAM write pointer address high byte
RX SRAM read pointer address low byte
RX SRAM read pointer address high byte
Vendor ID
Product ID
CHIP revision
USB device address register
Received packet counter register
Transmit packet counter/USB status register
USB control register
Offset
00H
01H
02H
03H
04H
05H
06H
07H
08H
09H
0AH
0BH
0CH
0DH
0EH
0FH
10H-15H
16H-1DH
1EH
1FH
20H
21H
22H
23H
24H
25H
26H
27H
28H-29H
2AH-2BH
2CH
F0H
F1H
F2H
F4H
Default value
after reset
00H
00H
00H
00H
00H
00H
00H
00H
37H
38H
00H
00H
40H
Unknown
Unknown
00H
Determined by
EEPROM
Unknown
01H
Unknown
00H
00H
00H
00H
04H
0CH
00H
0CH
0A46H
9601H
00H
00H
00H
10H
00H
18
Final
Version: DM9601-DS-F01
June 22, 2002