English
Language : 

EM484M1644VTA-55L Datasheet, PDF (12/18 Pages) List of Unclassifed Manufacturers – 64Mb SDRAM
64Mb SDRAM
Current
state
Write re cove ring
Write re cove ring
w ith AP
Re fre shing
M ode Re giste r
Acces sing
/CS /R /C /W Addr.
HX X X
X
LHHH
X
LHHL
X
L H L H BA/CA/A10
L H L L BA/CA/A10
L L H H BA/RA
L L H L BA, A10
LL L H
X
L L L L Op-Code
HX X X
X
LHHH
X
LHHL
X
L H L H BA/CA/A10
L H L L BA/CA/A10
L L H H BA/RA
L L H L BA, A10
LL L H
X
L L L L Op-Code
HX X X
X
LHHX
X
LHL X
X
LL HX
X
LL L X
X
HX X X
X
LHHH
X
LHHL
X
LHL X
X
LL XX
X
Command
DESL
NOP
BST
REA D/REA DA
WRIT/WRITA
A CT
PRE/PA LL
REF/SELF
MRS
DESL
NOP
BST
REA D/REA DA
WRIT/WRITA
A CT
PRE/PA LL
REF/SELF
MRS
DESL
NOP/ BST
REA D/WRIT
A CT/PRE/PA LL
REF/SELF/MRS
DESL
NOP
BST
REA D/WRIT
A CT/PRE/PA LL/
REF/SELF/MRS
Action
Nop  Enter row active af ter tDPL
Nop  Enter row active af ter tDPL
Nop  Enter row active af ter tDPL
Start read, Determine AP
New w rite, Determine AP
ILLEGA L
ILLEGA L
ILLEGA L
ILLEGA L
Nop  Enter precharge af ter tDPL
Nop  Enter precharge af ter tDPL
Nop  Enter precharge af ter tDPL
ILLEGA L
ILLEGA L
ILLEGA L
ILLEGA L
ILLEGA L
ILLEGA L
Nop  Enter idle af ter tRC
Nop  Enter idle af ter tRC
ILLEGA L
ILLEGA L
ILLEGA L
Nop
Nop
ILLEGA L
ILLEGA L
ILLEGA L
Re m ark H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Precharge
Notes
8
3
3
3,8
3
3
Notes 1. All entries assume that CKE w as active (High level) during the preceding clock cycle.
2. If all banks are idle, and CKE is inactive (Low level), SDRAM w ill enter Pow er dow n mode.
All input buffers except CKE w ill be disabled.
3. Illegal to bank in specified states;
 Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.
4. If all banks are idle, and CKE is inactive (Low level), SDRAM w ill enter Self refresh mode.
All input buffers except CKE w ill be disabled.
5. Illegal if tRCD is not satisf ied.
6. Illegal if tRAS is not satisf ied.
7. Must satisfy burst interrupt condition.
8. Must satisfy bus contention, bus turn around, and/or w rite recovery requirements.
9. Must mask preceding data w hich don't satisfy tDPL.
10. Illegal if tRRD is not satisf ied.
Rev.02
12/18