MDT2005EP Datasheet, PDF (6/15 Pages) List of Unclassifed Manufacturers – 8-bit micro-controller

MDT2005
7. Reset Condition for all Registers
Register Address Power-On Reset /MCLR or WDT Reset
IAR
00h
RTCC
01h
xxxx xxxx
uuuu uuuu
PC
02h
1111 1111
1111 1111
STATUS
03h
0001 1xxx
000# #uuu
MSR
04h
111x xxxx
111u uuuu
PORT A
05h
- - - - xxxx
- - - - uuuu
PORT B
06h
xxxx xxxx
uuuu uuuu
Note : u unchanged, x unknown, - unimplemented, read as “0”
# value depends on the condition of the following table
Condition
/MCLR reset (not during SLEEP)
/MCLR reset during SLEEP
WDT reset (not during SLEEP)
WDT reset during SLEEP
Status: bit 4
u
1
0
0
Status: bit 3
u
0
1
0
8. Instruction Set
Instruction Code
010000 00000000
010000 00000001
010000 00000010
010000 00000011
010000 00000100
010000 00000rrr
010001 1rrrrrrr
011000 trrrrrrr
111010 iiiiiiii
010111 trrrrrrr
Mnemonic
Operands
NOP
CLRWT
SLEEP
TMODE
RET
CPIO R
STWR R
LDR R, t
LDWI I
SWAPR R, t
Function
No operation
Clear Watchdog timer
Sleep mode
Load W to TMODE register
Return
Control I/O port register
Store W to register
Load register
Load immediate to W
Swap halves register
011001 trrrrrrr
INCR R, t Increment register
Operating
Status
None
0 WT
TF, PF
0 WT, stop OSC TF, PF
W TMODE
None
Stack PC
None
W CPIO r
None
WR
None
Rt
Z
IW
None
[R(0~3) ↔
R(4~7)] t
None
R+1 t
Z
This specification are subject to be changed without notice. Any latest information please preview
http;//www.mdtic.com.tw
P. 6
VER1.1