UT54ACS74 Datasheet, PDF (5/6 Pages) List of Unclassifed Manufacturers – Radiation-Hardened Dual D Flip-Flops with Clear & Preset

UT54ACS74/UT54ACTS74
Notes:
1. Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: V_IH = V_IH(min) + 20%, - 0%; V_IL = V_IL(max) + 0%,
- 50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but
are guaranteed to V_IH(min) and V_IL(max).
2. Supplied as a design limit but not guaranteed or tested.
3. Per MIL-PRF-38535, for current density 5.0E5 amps/cm², the maximum product of load capacitance (per output buffer) times frequency should not exceed
3,765 pF/MHz.
4. Not more than one output may be shorted at a time for maximum duration of one second.
5. Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V_SS
at a frequency of 1MHz and a signal amplitude of 50mV rms maximum.
6. Maximum allowable relative shift equals 50mV.
7. All specifications valid for radiation dose 1E6 rads(Si).
8. Power does not include power contribution of any TTL output sink current.
9. Power dissipation specified per switching output.
10. This value is guaranteed based on characterization data, but not tested.
49
RadHard MSI Logic