 English |
|
|
|
|
|
|
|
| AAM3202 Datasheet, PDF (3/5 Pages) List of Unclassifed Manufacturers – ULTRA LOW POWER, DUAL-SPDT CMOS ANALOG SWITCHES | |||
| |||
| ◁ |
aAM3202 / aAM3203
Dynamic Electrical Characteristics3
Limits apply for -40°C ⤠T A ⤠+85°C and V D D = + 5.0V unless otherwise noted.
Parameter
Symbol
Conditions
Min
Turn-On Time
tON(EN)
VDD = +5V, VNO = 3V
CL=35pF, RL=300â¦
VDD = +3V, VNO = 2V
CL=35pF, RL=300â¦
TA=+25°C
TA=-40°C to+85°C
TA=+25°C
TA=-40°C to+85°C
Turn-Off Time
tOFF(EN)
VDD = +5V, VNO = 3V
CL=35pF, RL=300â¦
VDD = +3V, VNO = 2V
CL=35pF, RL=300â¦
TA=+25°C
TA=-40°C to+85°C
TA=+25°C
TA=-40°C to+85°C
Break-Before-
Make Interval
tOPEN
VDD = +5V, VNO = 3V
TA=+25°C
CL=35pF, RL=300â¦
TA=-40°C to+85°C
1
VDD = +3V, VNO = 2V
TA=+25°C
CL=35pF, RL=300â¦
TA=-40°C to+85°C
1
Logic Input Cap.
CIN
f = 1MHz
TA=+25°C, f = 1MHz
NO-off, NC-off-ch
Cap.
CNO(OFF)
f = 1MHz; VEN=VNO=0V TA=+25°C, f = 1MHz
COM-On-ch Cap CCOM(ON) VEN = +2.4V; VCOM = 0V TA=+25°C, f = 1MHz
Typ Max Units
12
16
ns
14
20
ns
5
ns
8
6
10
ns
7
ns
7
ns
8
pF
8
pF
32
pF
Test Circuits / Timing Diagrams
VDD
VIN
50
VNO
VDD
IN
aAM3202/03
NO
COM
NC
GND
Figure 1. Switching Time
VIH
LOGIC
INPUT
VIN
0V
tR = tF <5nS
50%
50%
VNO
VCOM
SWITCH
OUTPUT VCOM
0V
300
35pF
tON
90%
90%
tOFF
Figure 2. Break-Before-Make Interval
VDD
VDD
VIN
VNO
NO, NC
aAM3202/03
IN
COM
50
GND
300
VCOM
35pF
VIH
LOGIC
INPUT
VIN
0V
VDD
MUX
OUTPUT VCOM
0V
tR = tF <5nS
50%
90% 90%
tOPEN
© Andigilog, Inc. 2004
-3-
www.andigilog.com
April 2004 â 70A04011
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese