English
Language : 

EM482M3244VTA-5L Datasheet, PDF (27/33 Pages) List of Unclassifed Manufacturers – 64Mb SDRAM
64Mb SDRAM
Current
state
Write recovering
Write recovering
w ith AP
Refres hing
M ode Regis ter
Acces s ing
/CS /R /C /W Addr.
Command
HX X X
X
DESL
LHHH
X
NOP
LHHL
X
BST
L H L H BA/CA/A10 READ/READA
L H L L BA/CA/A10 WRIT/WRITA
L L H H BA/RA
A CT
L L H L BA, A10
PRE/PA LL
LL LH
X
REF/SELF
L L L L Op-Code
MRS
HX X X
X
DESL
LHHH
X
NOP
LHHL
X
BST
L H L H BA/CA/A10 READ/READA
L H L L BA/CA/A10 WRIT/WRITA
L L H H BA/RA
A CT
L L H L BA, A10
PRE/PA LL
LL LH
X
REF/SELF
L L L L Op-Code
MRS
HX X X
X
DESL
LHHX
X
NOP/ BST
LHL X
X
REA D/WRIT
LL HX
X
A CT/PRE/PA LL
LL LX
X
REF/SELF/MRS
HX X X
X
DESL
LHHH
X
NOP
LHHL
X
BST
LHL X
X
REA D/WRIT
LLXX
X
A CT/PRE/PA LL/
REF/SELF/MRS
Action
Nop → Enter row active af ter tDPL
Nop → Enter row active af ter tDPL
Nop → Enter row active af ter tDPL
Start read, Determine AP
New w rite, Determine AP
ILLEGA L
ILLEGA L
ILLEGA L
ILLEGA L
Nop → Enter precharge af ter tDPL
Nop → Enter precharge af ter tDPL
Nop → Enter precharge af ter tDPL
ILLEGA L
ILLEGA L
ILLEGA L
ILLEGA L
ILLEGA L
ILLEGA L
Nop → Enter idle af ter tRC
Nop → Enter idle af ter tRC
ILLEGA L
ILLEGA L
ILLEGA L
Nop
Nop
ILLEGA L
ILLEGA L
ILLEGA L
Re m ark H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Precharge
Notes
8
3
3
3,8
3
3
Notes 1. All entries assume that CKE w as active (High level) during the preceding clock cycle.
2. If all banks are idle, and CKE is inactive (Low level), SDRAM w ill enter Pow er dow n mode.
All input buf fers except CKE w ill be disabled.
3. Illegal to bank in specified states;
→ Function may be legal in the bank indicated by Bank Address (BA0/1), depending on the state of that bank.
4. If all banks are idle, and CKE is inactive (Low level), SDRAM w ill enter Self refresh mode.
All input buf fers except CKE w ill be disabled.
5. Illegal if tRCD is not satisf ied.
6. Illegal if tRAS is not satisf ied.
7. Must satisfy burst interrupt condition.
8. Must satisfy bus contention, bus turn around, and/or w rite recovery requirements.
9. Must mask preceding data w hich don't satisfy tDPL.
10. Illegal if tRRD is not satisf ied.
Rev.01
27/33