English
Language : 

CH5101A Datasheet, PDF (14/32 Pages) List of Unclassifed Manufacturers – CMOS Monochrome Digital Video Camera
CHRONTEL
CH5101A
that, the master may read another data byte and so on. In summary, a RESTART condition, followed by a DAB,
must be produced by the master before each of the RAB and before each of the data read events. Figure 10 shows
two
consecutive alternating read cycles.
CH5101
CH5101
acknowledge
acknowledge
SD
CH5101
acknowledge
Master
does not
acknowledge
I2C
SC
1-7
8
9
1-8
9
10
1-7
8
9
1-8
9
10
Start
Condition
Device
R/W* ACK
RAB 1
ACK Restart
Condition
Device R/W* ACK
Data 1
ACK Restart
Condition
CH5101
acknowledge
CH5101
acknowledge
CH5101
acknowledge
Master does
not acknowledge
I2C
I2C
1-7
8
9
1-8
9
10
1-7
8
9
1-8
9
Device ID R/W* ACK
RAB 2
ACK Restart Device ID R/W* ACK
Condition
Data 2
ACK
Stop
Condition
Figure 10: Alternating Read Cycle
If AutoInc = 1, then the address register will be incremented automatically and subsequent data bytes can be read
from successive registers, without providing a second RAB
CH5101
acknowledge
CH5101
acknowledge
SD
CH5101
acknowledge
Master
acknowledge
Master does
not acknowledge
just before Stop
condition
I2C
I2C
SC
1-7
8
9
1-8
9
10
1-7
8
9
1-8
9
1-8
9
Start
Condition
Device
R/W*
ACK
RAB n
ACK Restart Device R/W* ACK
Condition
Data n
ACK
Data
n+1
ACK
Stop
Condition
Figure 11: Auto-increment Read Cycle
When the auto-increment mode is enabled (AutoInc is set to 1), the address register will continue incrementing for
each read cycle. When the content of the Address Register reaches 2A, it will wrap around and start from 00h again.
The auto increment sequence can be terminated by either a STOP or RESTART condition. The read operation can
be terminated with a “STOP” condition. Figure 11 shows an auto-increment read cycle terminated by a STOP or
RESTART condition.The CH5101 contains 20 control registers each with a maximum of 8 usable bits to provide
access to basic video attribute control functions. These registers are accessible via the 2-bit serial bus (SD & SC).
The following sections describe the functions and the controls available through these registers.
14
201-0000-033 Rev 1.0, 6/2/99