V96BMC Datasheet, PDF (1/14 Pages) List of Unclassifed Manufacturers – HIGH PERFORMANCE BURST DRAM CONTROLLER FOR i960Cx/Hx/Jx PROCESSORS

V96BMC Rev. D
HIGH PERFORMANCE BURST
DRAM CONTROLLER
FOR i960Cx/Hx/Jx^® PROCESSORS
• Pin/Software compatible with earlier V96BMC.
• Direct interfaces to i960Cx/Hx/Jx processors.
• 3.3V DRAM interface support.
• Near SRAM performance achieved with DRAM.
• Supports up to 512Mb of DRAM.
• Interleaved or non-interleaved operation.
• Supports symmetric and non-symmetric arrays.
The V96BMC Revision D Burst DRAM Controller
is an enhanced version of the previous V96BMC
with improved timing and provides dedicated
Power and Ground rails to support the
increasingly popular 3.3V DRAM modules.
Timing parameters are also improved over the
older versions of the device.
The V96BMC provides the DRAM access
protocols, buffer signals, data multiplexer
signals, and bus timing resources required to
work with DRAM. By using the V96BMC, system
designers can replace tedious design work,
expensive FPGAs and valuable board space
with a single, high-performance, easily
configured device. The processor interface of the
V96BMC implements the bus protocol of the
i960Cx/Hx/Jx. The pin naming convention has
been duplicated on the V96BMC; simply wire
like-named pins together to create the interface.
The V96BMC supports a total DRAM memory
subsystem size of 512Mbytes. The array may be
• Software-configured operational parameters.
• Integrated Page Cache Management.
• 2Kbyte burst transaction support.
• On chip memory address multiplexer/drivers.
• Two 24-bit timers, 8-bit bus watch timer.
• Up to 40MHz operation.
• Low cost 132-pin PQFP package.
organized as 1 or 2 leafs of 32-bits each.
Standard memory sizes of 256Kbit to 64Mbit
devices are supported and 8, 16, and 32-bit
accesses are allowed. The V96BMC takes
advantage of Fast Page Mode or EDO DRAMs
and row comparison logic to achieve static RAM
performance using dynamic RAMs. Control
signals required for optional external data path
buffers/latches are also provided by the
V96BMC. The V96BMC provides an 8-bit bus
watch timer to detect and recover from accesses
to unpopulated memory regions.Two 24-bit
counters/timers can supply an external interrupt
signal at a constant frequency relative to the
system clock. The V96BMC is packaged in a
low-cost 132-pin PQFP package and is available
in 25, 33, or 40MHz versions.
This document contains the product codes,
pinouts, package mechanical information, DC
characteristics, and AC characteristics for the
V96BMC. Detailed functional information is
contained in the User’s Manual.
i960Cx/Hx/Jx
CPU
V96BMC
MEMORY
D
R
CONTROL
A
M
ROM
VxxxEPC
LOCAL TO
PCI BRIDGE
PCI
PERIPHERAL
TYPICAL APPLICATION
PCI SLOT or EDGE CONNECTOR
Copyright © 1998, V3 Semiconductor Corp.
V96BMC Rev D Data Sheet Rev 3.2
1
V3 Semiconductor reserves the right to change the specifications of this product without notice.
V96BMC and V96xPBC are trademarks of V3 Semiconductor. All other trademarks are the property of their respective owners.