English
Language : 

MTL004 Datasheet, PDF (1/54 Pages) List of Unclassifed Manufacturers – XGA Flat Panel Controller
MYSON
TECHNOLOGY
MTL004
(Rev. 0.95)
XGA Flat Panel Controller
FEATURES
General
• Auto configuration of sampling clock frequency, phase, H/V center, as well as white balance.
• Auto detection of present or non-present or over range sync signals and their polarities.
• Composite sync separation and odd/even field detection of interlaced video.
• No external memory required.
• On-chip output PLL provide clock frequency fine-tune (inverse, duty cycle and delay).
• Selection of serial 2-wire I2C or 3-wire serial or 8-bit direct host interface to 8-bit MCU.
• 3.3V supplier, 5V I/O tolerance in 208-pin PQFP package.
Input Processor
• Single RGB (24-bit) or Dual RGB (48-bit) input rates up to 100MHz.
• Support both non-interlaced and interlaced RGB graphic input signals..
• Compliant with digital LVDS/PanelLink TMDS input interface.
• PC input resolution up to XGA 1024x768 @85Hz.
Video Processor
• Independent programmable Horizontal and Vertical scaling up ratios from 1 to 32
• Built-in programmable gain control for white balance alignments.
• Built-in programmable 8-bit gamma correction table.
• Built-in programmable temporal color dithering.
• Built-in programmable interpolation look-up table.
• Support smooth panning under viewing window change.
Output Processor
• Single pixel (18/24-bit) or Dual pixel (36/48-bit) per clock digital RGB output.
• Built-in output timing generator with programmable clock and H/V sync.
• Support VGA/SVGA/XGA display resolution.
• Overlay input interface with external OSD controller.
• Double scan capability for interlaced input.
GENERAL DESCRIPTION
The MTL004 Flat Panel Display (FPD) Controller is an input format converter for TFT-LCD Monitor or LCD
TV application which accepts 15-pin D-sub RGB graphic signals (through ADC), or digital RGB graphic
signals from PanelLink TMDS receiver. It includes a RGB input processor, video scaling up processor, OSD
input interface and output display processor in 208-pin PQFP.
Revision 0.95
-1-
2000/06/14