English
Language : 

IDT77V011 Datasheet, PDF (1/43 Pages) List of Unclassifed Manufacturers – Data Path Interface to Utopia Level 2 Translation Device
Data Path Interface (DPI) to
Utopia Level 2
Translation Device
IDT77V011
)HDWXUHV
‹ Single chip interface between multiple UTOPIA PHYs and a
single Data Path Interface (DPI).
‹ Ideal for xDSL DSLAM and 25Mbps switching applications.
‹ Supports ATM Forum UTOPIA Level 2 interface in both 8-bit
and 16-bit modes.
‹ Supports UTOPIA Level 2 Cell Level Handshake.
‹ Supports up to 31 PHYs on the UTOPIA Level 2 interface.
‹ Supports either 4-bit or 8-bit DPI interface.
‹ Supports cell sizes from 52 to 56 bytes on the DPI interface.
‹ Supports DPI operation up to 50MHz.
‹ Either Utility Bus or Parallel Manager Management interface
for configuring and reading status of PHY registers.
‹ In-Stream™ (In-band) programming for configuration of
device and management interface communications.
‹ TAG Routing for flexibility in routing cells.
‹ Single +3.3V ± 0.3V power supply required.
‹ Inputs are +5.0V tolerant.
'HVFULSWLRQ
The IDT77V011provides the interface translation between a 4 or 8-bit
Data Path Interface (DPI) and an 8 or 16-bit UTOPIA Level 2 interface.
DPI offers a reduced device pin count and gives the IDT77V400
Switching Memory a high degree of port configuration flexibility.
By providing a smooth translation to the UTOPIA Level 2 multi-PHY
interface, the IDT77V011 offers the opportunity to connect up to 31 PHY
ports to a single 155Mbps port of the IDT77V400 Switching Memory.
The IDT77V011 can also provide both transmit and receive TAG
Routing, with each direction being individually programmed. In the
receive direction up to four bytes can be added to the cell. In the
transmit direction up to four bytes can be removed from the cell. This
makes the IDT77V011, when combined with the IDT77V400, an ideal
component for DSLAM and 25Mbps applications where the user would
like to implement OC-3 bandwidth of a single IDT77V400 port to a
number of lower bandwidth ports.
The 77V011 utilizes In-Stream™ programming for its device configu-
ration options. The cells are received on the DPI transmit interface, iden-
tified and sent to the internal cell interpreter for decoding and execution.
In-Stream™ programming cells are transmitted based on a round-robin
scheduler, which provides equal priority for each of the subports and the
cell generator. This methodology is also used to communicate and
configure the PHYs that are connected to the IDT77V011.
Other features include an EEPROM that holds information for initial-
ization and Discovery/Identify cells, and a Management interface to
access the PHY devices.
%ORFN 'LDJUDP
.
UTOPIA 2 8/16-bit
ADSL
PHY
ADSL
PHY
ADSL
PHY
IDT77V011
DPI 4/8-bit
IDT77V400
Switching .
Memory
.
Management Bus
5348drw01
Figure 1 Typical IDT77011 ADSL DSLAM Application with the IDTV400 Switching Memory
 2001 Integrated Device Technology, Inc.
1 of 43
March 15, 2001
DSC 4308/8