CS5821 Datasheet, PDF (1/14 Pages) List of Unclassifed Manufacturers – 21:3 LVDS Receiver

Century Semiconductor Inc.
CS5821
21:3 LVDS Receiver
GENERAL DESCRIPTION
CS5821 receives three LVDS data channels and
one LVDS clock channel. Each data channel is
deserialized into 7-bit parallel data bus for output.
The clock channel is used for frame sync and fed into
an internal PLL that generates the 7X serial clock
used in the deserializer. A digital phase alignment
circuit can generate the sampling clock of the
deserializer front-end. The frame sync clock aligned
to the output 7-bit data is also output for timing
reference.
CS5821 supports open-safe design of LVDS when
the input is not connected to LVDS drivers and the
receiver outputs are forced low. Putting CS5821 into
inhibit mode by a shutdown control (SHTDNN) signal
can lower power consumption.
FEATURES
• Three 7-bit serial data LVDS channels and one
clock LVDS channel.
• Compatible with ANSI TIA/EIA-644 LVDS stan-
dard.
• Wide serial clocking speed ranges from 31MHz to
68MHz.
• Support open-safe LVDS design.
• Fully integrated on-chip PLL and digital phase
alignment provide accurate deserializer operation.
• Support power-down mode.
• 5V/3.3V tolerant data input.
• Single 3.3V supply operation.
• CMOS low power consumption.
• Functional compatible with DS90CF364 and
SN75LVDS86.
• Available in 48-pin TSSOP package.
BLOCK DIAGRAM
AIP
AIM
BIP
BIM
CIP
CIM
CKIP
CKIM
SHTDNN
DIN ^{SERIAL-IN PARALLEL-OUT}
7-Bit SHIFT REGISTER
CLK
DIN SERIAL-IN PARALLEL-OUT
7-Bit SHIFT REGISTER
CLK
DIN SERIAL-IN PARALLEL-OUT
7-Bit SHIFT REGISTER
CLK
7xCLK
PHASE LOCK LOOP
AND
PHASE ALIGNER
CONTROL LOGIC
CS5821
D0-D6
D7-D13
D14-D20
CLKOUT
Century Semiconductor, Inc.
Taiwan:
No. 2, Industry East Rd. 3rd,
Science-Based Industrial Park, Hsin-Chu, Taiwan
Tel: [phone] Fax: [phone]
USA:
1485 Saratoga Ave. #200
San Jose, CA, 95129
Tel: [phone] Fax: [phone]
[e-mail]
[e-mail]
www.century-semi.com
Rev.0.5 May 2001
page 1 of 14