English
Language : 

88W8310 Datasheet, PDF (1/2 Pages) –
Libertas™
Wireless LAN 802.11g(b) Client Chipset
88W8010 and 88W8310
PRODUCT OVERVIEW
The Marvell¨ Libertasª 88W8010 and 88W8310 chipset comprises the worldÕs Þrst true, 2-chip 802.11g(b)
CMOS client solution. The 88W8010 is an optimized RF-baseband transceiver that integrates a near 20 dBm
power ampliÞer (23 dBm for 802.11b CCK signals), low noise ampliÞer, voltage-controlled oscillator, frequency
synthesizer, as well as other necessary RF and analog functions onto one chip. The 88W8310 product is a single
chip that combines the functions of the Direct Sequence Spread Spectrum (DSSS) and Orthogonal Frequency
Division Multiplexing (OFDM) baseband processor, Medium Access Control (MAC) processor, on-chip CPU, on-chip
memory, advanced security engine, and various host interfaces. The high level of integration, close interaction of
RF and digital functions, and a full implementation of the power of management functions speciÞed in IEEE
802.11 minimize the system power requirements. Together, the 88W8010 and 88W8310 chipset supports IEEE
802.11g data rates of 6, 9, 12, 18, 24, 36, 48, and 54 Mbps as well as 802.11b rates of 1, 2, 5.5, and 11 Mbps.
There is also support for proprietary data rates of 22 Mbps and 72 Mbps for client applications.
2.4 GHz
FiRltFer SwRiFtch
LibReFr-tBaass8e8bWan8d01Tr0aOnspcteimiviezred
OnL-NCAhip Receiver
VCO SFyrnetqhueesnizceyr
Controls
Libertas 88W8310 Client Chip
DAinvteernsnitay
8800MQ22Ao..1SC111e
ADC
8M0o2d.1u1lagt(obr)
(WSEeECncPCg,uMirAni)teEyS,
IEnxtteerrfancael
CoFnltarsohller
IntHeorfsatce
EDngMinAe
ACRPMU9
(OpFltaiosnhal)
CMairnPdiCBPIuCsI
JTAG
On-PCAhip Transmitter
DAC D8e0m2.o1d1ugla(tbo)r
Memory
20/4C0r/y4s4taMl Hz
UART
GLPEIDO/
Fig 1. Libertas WLAN 802.11g(b) Client Chipset (88W8010 and 88W8310) Block Diagram
MPogwmetr.
(CEoESnPetRrroiOalllMer)
EEPROM
GPIO (15:0)
88W8010 FEATURES
Â¥ 2.4 GHz ISM Band radio
Â¥ Irnecteegivreatfiuonncotifoanlal lRitFietso analog baseband transmit and
Â¥ High-performance heterodyne radio architecture
¥ Homuiogtdphuulyltalptiniooewnaers,rcohanet-mtchheeisp,apnreoteswpneenrcataicvmoenplynliÞeectrowr iftohr28302d.B1m1baanndd2800d2B.1m1g
Â¥ Integrated transmit power loop control for true power detection
Â¥ High receiver sensitivity
BENEFITS
Â¥ Obanseebsianngdlefucnhciptiothnastoifs tohpetiImEEizEed80to2.s1u1pgp(obr)tsatlalnRdFartod analog
¥ RfoerdmucfeasctBorOM cost, simpliÞes board layout and provides smaller
¥ EsulipmeirniaotrepsetrhfoermneaendcefocroSmApWarÞeldtetroadnidrercetdcuocnevsecrsoisotnwahriclehiptercotvuidreing
Â¥ Rtceoerndmnusecceotsforcitoswsiatt,bhiinl0itc.yr5etadosBeomsutrrpaeunstog0leutdaioBnndmptroov2i0dedsBhmigphopweerrfoartmtahnecaenitnenna
¥ Stetmabpileizraetsupreo,wveorltaamgeplsiÞueprpolyutapnudt saetmuisceornddeuscitgonravteadriavtaioluness across
Â¥ Improves detection of weak signals and increases range