 English |
|
|
|
|
|
|
|
| M52S32321A Datasheet, PDF (28/29 Pages) Elite Semiconductor Memory Technology Inc. – 512K x 32Bit x 2Banks Synchronous DRAM | |||
| |||
| ◁ |
ESMT
M52S32321A
Revision History
Revision
1.0
1.1
1.2
1.3
1.4
Date
2006.10.31
2006.12.29
2007.03.02
2007.05.14
2007.07.10
1.5
2009.01.08
Description
Original
Add -6 spec
1. Modify VOH and VOL
2. Delete BGA ball name of packing dimensions
Modify tSS (1.5ns => 2ns) and tSH(1ns => 1.5ns)
Modify type error
1. Move Revision History to the last
2. Modify the test condition of IIL and ICC3N
3. Add the specification of tREF
4. Modify the description about self refresh operation
5. Modify the specification of tSAC(max) and tSHZ(max) for
speed grade -6
6. Modify the specification of tRC(min)
7. Add the description about A9 bit of MRS
Elite Semiconductor Memory Technology Inc.
Publication Date : Jan. 2009
Revision : 1.5
28/29
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese