English
Language : 

DC0007429 Datasheet, PDF (1/1 Pages) ERNI Electronics – 0.8 DRC-Q, F 68 polig 0.8 DRC-Q, F 68 pin
Leiterplatten-Layout Vorschlag für SMT
PCB-Layout Proposal for SMT
1 ±0,03
0,8
a34
28,4 ±0,03
33 x 0,8 = 26,4
1 -0,03
0,55
a1
0,8 -0,03
0,15
1,35
b34
0,7 -0,03
0,8
28,4 ±0,03
33 x 0,8 = 26,4
29,8
31,4
b1
0,7 -0,03
0,7 -0,05
4
4,4
Anforderungsstufe 2
Performance Level 2
Kontaktbereich vergoldet
Mating Area gold plating
Anschlussbereich verzinnt 4-6 µm
Terminal Area 4-6 µm tin plating
Koplanarität der Anschlüsse ≤ 0,1 mm
Coplanarity Area of Termination ≤ 0,1 mm
Verpackt in Gurtverpackung - Tape on Reel Packaging
Verpackungseinheit: 650 Stück - Packaging unit: 650 pcs
150
56,5
330
Abspulrichtung - Reel off Direction
b1
16
Information:
Tolerances
Scale
5:1
All Dimensions
in mm
All rights reserved.
Designation
Only for Information.
To ensure that this is the latest
Subject to modification without
prior notice.
0,8 DRC-Q, F 68 polig
version of this drawing, please
Drawing will not be updated.
contact one of the ERNI companies
0,8 DRC-Q, F 68 pin
before using.
e03
www.ERNI.com
294258
I
A2
Index
Date
Class
DRCQ