English
Language : 

PBL38814 Datasheet, PDF (1/14 Pages) Ericsson – Voice - switched 2-channel Circuit with loudspeaker amplifier
PRELIMINARY
May 1998
PBL 388 14
Voice - switched 2-channel Circuit with
loudspeaker amplifier
Description.
Key Features
The PBL 388 14 contains all the necessary circuitry, amplifiers, detectors, •
comparator and control functions to implement a high performance voice switched
handsfree two- way communication system. The gain dynamics (attenuation between
channels) is selectable (25dB or 50dB) via a separate pin. A background noise •
detector in the transmitting channel reduces the influence of continuous external noise
signals to the switching .
The PBL 388 14 is designed for mains powered handsfree telephones, vehicular •
mobile telephone handsfree systems and handsfree intercom systems. Automatic
volume attenuation in the power amplifier extends the operating range at low supply
currents. The circuit has two special features, the power amplifiers volume control can
be implemented either as an ac. potentiometer control or as a digital control by a µ- •
processor (dc. control) and that the feedback loop of the power amplifier is accessible
thus making it possible to add a simple external power stage driving low impedance
loudspeakers up to several watts.
•
Filtering is possible of both, the audio and the speech switching control signals,
in both transmitter and receiver channels.
Minimum of external components
needed for function.
Selectable gain dynamics. (25 or 50
dB)
Low power consumption: ≈1mA at 3.3V
(typical) for speech switching, audio
power amplifier quiscent current ≈1mA.
Drives an 25 - 50 ohm loudspeaker
without a transformer.
Background noise compensation in the
transmitting channel with hold function
at receive.
18 19 21 22 20
• Input amplifiers of both channels have
balanced inputs.
• Exellent noise performance.
23
• Encapsulated in 24 pin plastic ”skinny”
DIP and 24 pin SO .
4
24
16
+
F3
3
5
PBL 388 14
Control
17
12
F6
13
11
PBL 388 14
24 pin SO
F2
1–
2
F1
+
8
F5
Ref.
6
9
10
7
– 15
F4
+
14
PBL 388 14
24 pin DIP
Figure 1. Block diagram.
1