English
Language : 

S1D13781 Datasheet, PDF (1/2 Pages) Epson Company – S1D13781 WQVGA Graphics Controller
GRAPHICS
S1D13781
S1D13781 WQVGA Graphics Controller
August 2009
The S1D13781 is a simple, multi-purpose Graphics LCD Controller with 384KByte embedded SRAM display
buffer which supports both RGB interface TFT and CSTN panels. The S1D13781 supports most popular CPU
interfaces in both 8/16-bit and Direct/Indirect variations. The embedded display buffer allows WQVGA up to
480x272 at 24bpp or 800x480 8bpp for single layer display, or 480x272 at 16bpp (Main Layer) and 480x272 at
8bpp (PIP Layer) for two layer display.
The S1D13781’s combination of multiple CPU interfaces and display interface types offers a versatile, yet easy to
develop display system. Additionally, it offers Multiple Window support, Transparency and Alpha Blending
functions, as well as 2D BitBLT functions. It is a flexible, low cost, low power, single chip solution designed to meet
the demands of embedded markets such as low end IP phone devices where total system cost and battery life
are major concerns. It’s impartiality to CPU type or operating system also makes it an ideal display solution for a
wide variety of other applications such as Office Automation and Factory Automation applications.
n FEATURES
• 384KByte Embedded Memory
• Direct and Indirect CPU Interfaces
• 8/16-bit data bus width
• SPI CPU interface
• Support for single panel implementation:
- RGB Interface TFT panel
- Color and Monochrome STN
• Programmable resolutions (up to 800x480@8bpp)
and color depth (up to 24 bpp)
• Multiple Window (Layer) support for Main and PIP
• Rotation (Swivel View) 90°/180°/270°
• General Purpose IO Pins
• LUT 256wordx24bitx3pcs for both Main and PIP
layer
• Alpha Blending, Transparency, Flashing
• 2D BitBLT
• Software initiated Power Save Mode
• H/PIOVDD: 3.3 or 1.8V, CORE/PLLVDD: 1.5V
• Clocks can be selected from embedded PLL or
digital clock inputs
• Temperature Range: -40° ~ 85°
• Package: QFP100-pin, 0.5mm pin pitch
n SYSTEM BLOCK DIAGRAM
Host
CPU
Control Signals S1D13781
S1D13781 Features
Embedded display buffer
2 layer support
Alpha Blending and Transparency
PIP layer Flashing
Programmable PLL
TFT, CSTN
X94A-C-001-01
Revision 1.1
1