EM428M1644RTA Datasheet, PDF (19/20 Pages) Eorex Corporation – 128Mb (2M×4Bank×16) Double DATA RATE SDRAM

eorex
EM428M1644RTA
Extended Mode Register Set ( EMRS )
The Extended mode register stores the data enabling or disabling DLL. The value of the extended mode
register is not defined, so the extended mode register must be written after power up for enabling or
disabling DLL. The extended mode register is written by asserting low on /CS, /RAS, /CAS, /WE and high on
BA0 ( The DDR SDRAM should be in all bank precharge with CKE already prior to writing into the extended
mode register. ) The state of address pins A0-A10 and BA1 in the same cycle as /CS, /RAS, /CAS, and /WE
going low is written in the extended mode register. The mode register contents can be changed using the
same command and clock cycle requirements during operation as long as all banks are in the idle state. A0
is used for DLL enable or disable. High on BA0 is used for EMRS. All the other address pins except A0 and
BA0 must be set to low for proper EMRS operation.
Apr. 2007
19/20
www.eorex.com