EM48AM1684VTH Datasheet, PDF (1/17 Pages) Eorex Corporation – Fully Synchronous to Positive Clock Edge

eorex
EM48AM1684VTH
256Mb (4M×4Bank×16) Synchronous DRAM
Features
• Fully Synchronous to Positive Clock Edge
• Single 3.3V ±0.3V Power Supply
• LVTTL Compatible with Multiplexed Address
• Programmable Burst Length (B/L) - 1, 2, 4, 8
or Full Page
• Programmable CAS Latency (C/L) - 2 or 3
• Data Mask (DQM) for Read / Write Masking
• Programmable Wrap Sequence
– Sequential (B/L = 1/2/4/8/full Page)
– Interleave (B/L = 1/2/4/8)
• Burst Read with Single-bit Write Operation
• All Inputs are Sampled at the Rising Edge of
the System Clock
• Auto Refresh and Self Refresh
• 8,192 Refresh Cycles / 64ms (7.8us)
Description
The EM48AM1684VTH is Synchronous Dynamic
Random Access Memory (SDRAM) organized as
4Meg words x 4 banks by 16 bits. All inputs and
outputs are synchronized with the positive edge of
the clock.
The 256Mb SDRAM uses synchronized pipelined
architecture to achieve high speed data transfer
rates and is designed to operate at 3.3V low power
memory system. It also provides auto refresh with
power saving / down mode. All inputs and outputs
voltage levels are compatible with LVTTL.
Available packages: TSOPII 54P 400mil.
Ordering Information
Part No
EM48AM1684VTH-6
EM48AM1684VTH-7
EM48AM1684VTH-75
EM48AM1684VTH-6E
EM48AM1684VTH-7E
EM48AM1684VTH-75E
Organization
16M X 16
16M X 16
16M X 16
16M X 16
16M X 16
16M X 16
Max. Freq
166MHz @CL3
143MHz @CL3
133MHz @CL3
166MHz @CL3
143MHz @CL3
133MHz @CL3
Package
54pin TSOP(ll)
54pin TSOP(ll)
54pin TSOP(ll)
54pin TSOP(ll)
54pin TSOP(ll)
54pin TSOP(ll)
Grade
Commercial
Commercial
Commercial
Extended
Extended
Extended
Pb
Free
Free
Free
Free
Free
Free
May. 2013
www.eorex.com
1/17