EN25S80_11 Datasheet, PDF(8/34 Page) Eon Silicon Solution Inc. – 8 Megabit 1.8V Serial Flash Memory with 4Kbyte Uniform Sector

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

EN25S80_11 Datasheet, PDF (8/34 Pages) Eon Silicon Solution Inc. – 8 Megabit 1.8V Serial Flash Memory with 4Kbyte Uniform Sector

◁

Table 3. Protected Area Sizes Sector Organization

EN25S80

Status Register

Content

BP2 BP1 BP0

Bit Bit Bit

Memory Content

Protect Areas

None

Block 15

Block 14 to 15

Block 12 to 15

Block 8 to 15

All

Addresses

None

0F0000h-0FFFFFh

0E0000h-0FFFFFh

0C0000h-0FFFFFh

080000h-0FFFFFh

000000h-0FFFFFh

Density(KB)

None

64KB

128KB

256KB

512KB

1024KB

Portion

None

Upper 1/16

Upper 2/16

Upper 4/16

Upper 8/16

All

Hold Function

The Hold (HOLD#) signal is used to pause any serial communications with the device without resetting

the clocking sequence. However, taking this signal Low does not terminate any Write Status Register,

Program or Erase cycle that is currently in progress.

To enter the Hold condition, the device must be selected, with Chip Select (CS#) Low. The Hold

condition starts on the falling edge of the Hold (HOLD#) signal, provided that this coincides with Serial

Clock (CLK) being Low (as shown in Figure 4.).

The Hold condition ends on the rising edge of the Hold (HOLD#) signal, provided that this coincides

with Serial Clock (CLK) being Low.

If the falling edge does not coincide with Serial Clock (CLK) being Low, the Hold condition starts after

Serial Clock (CLK) next goes Low. Similarly, if the rising edge does not coincide with Serial Clock (CLK)

being Low, the Hold condition ends after Serial Clock (CLK) next goes Low. (This is shown in Figure 4.).

During the Hold condition, the Serial Data Output (DO) is high impedance, and Serial Data Input (DI)

and Serial Clock (CLK) are Donât Care.

Normally, the device is kept selected, with Chip Select (CS#) driven Low, for the whole duration of the

Hold condition. This is to ensure that the state of the internal logic remains unchanged from the mo-

ment of entering the Hold condition.

If Chip Select (CS#) goes High while the device is in the Hold condition, this has the effect of resetting

the internal logic of the device. To restart communication with the device, it is necessary to drive Hold

(HOLD#) High, and then to drive Chip Select (CS#) Low. This prevents the device from going back to

the Hold condition.

Figure 4. Hold Condition Waveform

This Data Sheet may be revised by subsequent versions

or modifications due to changes in technical specifications.

Rev. I, Issue Date: 2011/07/06

www.eonssi.com

▷