English
Language : 

EM78910 Datasheet, PDF (8/30 Pages) ELAN Microelectronics Corp – 8-BIT MICRO-CONTROLLER
EM78910/910A
8-bit Micro-controller
ADDRESS
REGISTER
00
R0
01
R1(TCC)
02
R2(PC)
03
R3(STATUS)
04
R4(RSR)
05
R5(PORT5,ROM PAGE)
06
R6(PORT6)
07
R7(PORT7)
08
R8(general purpose register)
09
R9(PORT9)
0 A RA(CLK,FSK)
0B
RB(DTMF)
0C
RC(1.0K RAM ADDRESS)
0D
RD(1.0K RAM DATA)
0E
RE(WDT)
0F
RF(INT FLAG)
10
16 X8
:
COMMON
1F
REGISTER
20
BANK0 ~BANK3
:
32X8 ~32X8
3F
REGISTER
CONTROL REGISTER
(PAGE0)
CONTROL REGISTER
(PAGE1)
page0
IOC5
IOC6
IOC7
IOC8 = 00000000
IOC9
IOCA
IOCB = 00000000
IOCC = 00000000
IOCD(PULL HIGH)
IOCE = 00000000
IOCF(INT CONTROL)
page1
IOCB(COUNTER1)
IOCC(COUNTER2)
IOCD(R-OPTION)
RC(ADDRESS) RD(DATA)
0
:
BANK1 BANK2 BANK3 BANK4
256X8 256X8 256X8 256X8
255
Fig.5 Data memory configuration
4. R3 (CW and SDT output, CPU power control, Register page selection, Status flags)
7
6
5
4
3
2
1
0
CAS PAGE /SDT T
P
Z DC C
* Bit 0 (C) : Carry flag
* Bit 1 (DC) : Auxiliary carry flag
* Bit 2 (Z) : Zero flag
* Bit 3 (P) : Power down bit. Set to 1 during power on or by a "WDTC" command and reset to 0 by a "SLEP"
command.
* Bit 4 (T) : Time-out bit. Set to 1 by the "SLEP" and "WDTC" command, or during power up and reset to 0
by WDT timeout.
EVENT
T
P REMARK
WDT wake up from sleep mode
0
0
WDT time out (not sleep mode
0
1
/RESET wake up from sleep
1
0
power up
1
1
Low pulse on /RESET
x
X X : don't care
* Bit 5 (/SDT) : (Read Only) Stuttered dial tone signal detection output, 0/1 => SDT signal valid/SDT signal
invalid
* Bit 6 (PAGE) : Change IOCB ~ IOCE to another page, 0/1 ! PAGE0/PAGE1
* Bit 7 (CAS) : (Read Only) Call waiting signal detection output, 0/1 ! CW signal valid/signal invalid
5. R4 (RAM address selection)
* Bits 0 ~ 5 are used to select up to 64 registers in the indirect addressing mode.
* Bits 6 ~ 7 determine which bank is activated among the 4 banks.
* See the configuration of the data memory in Fig.5.
6. R5 (PORT5(7:4) I/O registers, Program page selection)
7
6
5
4
3
2
1
0
R57 R56 R55 R54 PS3 PS2 PS1 PS0
__________________________________________________________________________________________________________________________________________________________________
* This specification are subject to be changed without notice.
~ 6~
2001/01/12