EDE1104AASE Datasheet, PDF(17/65 Page) Elpida Memory – 1G bits DDR2 SDRAM organized as 33,554,432 words x 8 banks.

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

EDE1104AASE Datasheet, PDF (17/65 Pages) Elpida Memory – 1G bits DDR2 SDRAM organized as 33,554,432 words x 8 banks.

◁

EDE1104AASE, EDE1108AASE

CKE (input pin)

CKE high activates, and CKE low deactivates, internal clock signals and device input buffers and output drivers.

Taking CKE low provides precharge power-down and Self Refresh operation (all banks idle), or active power-down

(row active in any bank). CKE is synchronous for power down entry and exit, and for self refresh entry. CKE is

asynchronous for self refresh exit. CKE must be maintained high throughout read and write accesses. Input buffers,

excluding CK, /CK and CKE are disabled during power-down. Input buffers, excluding CKE, are disabled during self-

refresh.

DM (input pins)

DM is an input mask signal for write data. Input data is masked when DM is sampled high coincident with that input

data during a Write access. DM is sampled on both edges of DQS. Although DM pins are input only, the DM

loading matches the DQ and DQS loading. For Ã8 configuration, DM function will be disabled when RDQS function

is enabled by EMRS.

DQ (input/output pins)

Bi-directional data bus.

DQS, /DQS (input/output pins)

Output with read data, input with write data for source synchronous operation. Edge-aligned with read data,

centered in write data. Used to capture write data. /DQS can be disabled by EMRS.

RDQS, /RDQS (output pins)

Differential Data Strobe for READ operation only. DM and RDQS functions are switch able by EMRS. These pins

exist only in Ã8 configuration. /RDQS output will be disabled when /DQS is disabled by EMRS.

ODT (input pins)

ODT (On Die Termination control) is a registered high signal that enables termination resistance internal to the DDR

II SDRAM. When enabled, ODT is only applied to each DQ, DQS, /DQS, RDQS, /RDQS, and DM signal. The ODT

pin will be ignored if the Extended Mode Register (EMRS) is programmed to disable ODT.

VDD, VSS, VDDQ, VSSQ (power supply)

VDD and VSS are power supply pins for internal circuits. VDDQ and VSSQ are power supply pins for the output

buffers.

VDDL and VSSDL (power supply)

VDDL and VSSDL are power supply pins for DLL circuits.

VREF (Power supply)

SSTL_18 reference voltage: (0.50 Â± 0.01) Ã VDDQ

Data Sheet E0404E20 (Ver. 2.0)

▷