EDJ8232E5MB Datasheet, PDF (134/142 Pages) Elpida Memory – 8G bits DDR3L SDRAM, DDP

EDJ8232E5MB
Synchronous to Asynchronous ODT Mode Transition during Power-Down Entry
If DLL is selected to be frozen in precharge power-down mode by the setting of bit A12 in MR0 to 0 there is a
transition period around power-down entry, where the DDR3 SDRAM may show either synchronous or
asynchronous ODT behavior.
This transition period ends when CKE is first registered low and starts tANPD before that. If there is a Refresh
command in progress while CKE goes low, then the transition period ends tRFC after the refresh command. tANPD
is equal to (WL  1) and is counted (backwards) from the clock cycle where CKE is first registered low.
ODT assertion during the transition period may result in an RTT change as early as the smaller of tAONPD(min.)
and (ODTLon  tCK + tAON(min.)) and as late as the larger of tAONPD(max.) and (ODTLon  tCK + tAON(max.)).
ODT de-assertion during the transition period may result in an RTT change as early as the smaller of tAOFPD(min.)
and (ODTLoff  tCK + tAOF(min.)) and as late as the larger of tAOFPD(max.) and (ODTLoff  tCK + tAOF(max.)).
Note that, if AL has a large value, the range where RTT is uncertain becomes quite large.
The figure below shows the three different cases: ODT_A, synchronous behavior before tANPD; ODT_B has a state
change during the transition period; ODT_C shows a state change after the transition period.
CK
/CK
Command
REF
CKE
NOP NOP
PD entry transition period
ODT
ODT_A_sync
DRAM_RTT_A_sync
ODT_B_tran
DRAM_RTT_B_tran
ODT_C_async
DRAM_RTT_C_async
tANPD
ODTLoff
RTT
tRFC
tAOF (max.)
tAOF (min.)
tAOFPD (min.)
RTT
ODTLoff + tAOFPD (max.)
tAOFPD (max.)
ODTLoff + tAOFPD (min.)
tAOFPD (max.)
tAOFPD (min.)
Synchronous to Asynchronous Transition During Precharge Power-Down (with DLL Frozen) Entry
(AL = 0; CWL = 5; tANPD = WL  1 = 4)
Data Sheet E1813E40 (Ver. 4.0)
134