English
Language : 

ZVP3306A_15 Datasheet, PDF (1/3 Pages) Diodes Incorporated – P-CHANNEL ENHANCEMENT MODE VERTICAL DMOS FET
P-CHANNEL ENHANCEMENT
MODE VERTICAL DMOS FET
ISSUE 2 – MARCH 94
FEATURES
* 60 Volt VDS
* RDS(on)=14Ω
ZVP3306A
ABSOLUTE MAXIMUM RATINGS.
PARAMETER
Drain-Source Voltage
Continuous Drain Current at Tamb=25°C
Pulsed Drain Current
Gate Source Voltage
Power Dissipation at Tamb=25°C
Operating and Storage Temperature Range
SYMBOL
VDS
ID
IDM
VGS
Ptot
Tj:Tstg
D
G
S
E-Line
TO92 Compatible
VALUE
-60
-160
-1.6
± 20
625
-55 to +150
UNIT
V
mA
A
V
mW
°C
ELECTRICAL CHARACTERISTICS (at Tamb = 25°C unless otherwise stated).
PARAMETER
SYMBOL MIN. MAX. UNIT CONDITIONS.
Drain-Source Breakdown
Voltage
BVDSS -60
V
ID=-1mA, VGS=0V
Gate-Source Threshold
Voltage
VGS(th) -1.5 -3.5 V
ID=-1mA, VDS= VGS
Gate-Body Leakage
IGSS
20 nA VGS=± 20V, VDS=0V
Zero Gate Voltage Drain
IDSS
Current
-0.5 µA
-50 µA
VDS=-60 V, VGS=0
VDS=-48 V, VGS=0V, T=125°C(2)
On-State Drain Current(1)
ID(on)
-400
mA VDS=-18 V, VGS=-10V
Static Drain-Source On-State RDS(on)
Resistance (1)
14 Ω
VGS=-10V,ID=-200mA
Forward Transconductance gfs
60
(1)(2)
mS VDS=-18V,ID=-200mA
Input Capacitance (2)
Ciss
Common Source Output
Coss
Capacitance (2)
50 pF
25 pF VDS=-18V, VGS=0V, f=1MHz
Reverse Transfer
Crss
8
pF
Capacitance (2)
Turn-On Delay Time (2)(3)
Rise Time (2)(3)
Turn-Off Delay Time (2)(3)
Fall Time (2)(3)
td(on)
tr
td(off)
tf
8
ns
8
ns
VDD≈-18V, ID=-200mA
8
ns
8
ns
(1) Measured under pulsed conditions. Width=300µs. Duty cycle ≤2%
(2) Sample test.
(
3-429
3
)
Switching times measured with 50Ω source impedance and <5ns rise time on a pulse generator