DS80C400 Datasheet, PDF (59/97 Pages) Dallas Semiconductor – DS80C400 Network Microcontroller

DS80C400 Network Microcontroller
CSR Register:
Register Address:
Wake-Up Frame Filter
28h
Bit Names:
31
WUFD [31:24]
24
23
WUFD [23:16]
16
15
WUFD [15:8]
8
7
WUFD [7:0]
0
Reset State:
31
0
0
0
0
0
0
0
0
24
23
0
0
0
0
0
0
0
0
16
15
0
0
0
0
0
0
0
0
8
7
0
0
0
0
0
0
0
0
0
WUFD [31:0], Wake-Up Frame Filter Data [31:0]. These 32 bits are used to access the four available network
wake-up frame filters. Eight accesses to the wake-up frame filter register are needed to read or write all four wake-
up frame filters.
CSR Register:
Register Address:
Wake-Up Events Control and Status
2Ch
Bit Names:
31
—
—
—
—
—
—
—
—
24
23
—
—
—
—
—
—
—
—
16
15
—
—
—
—
—
—
GU
—
8
7
—
WUFF
MPF
—
—
WUFE
MPE
—
0
Reset State:
31
0
0
0
0
0
0
0
0
24
23
0
0
0
0
0
0
0
0
16
15
0
0
0
0
0
0
0
0
8
7
0
0^*
0^*
0
0
0
0
0
0
*Power-on reset only. Unaffected by other reset sources.
GU, Global Unicast
0 = frames must pass the destination address filter as well as the wake-up frame filter criteria in order to generate a
wake-up event (default)
1 = frames must pass only the wake-up frame filter criteria to generate a wake-up event
WUFF, Wake-Up Frame Received Flag. This bit is set to logic 1 to indicate when a wake-up event was generated
due to the reception of a network wake-up frame. Application software must clear this flag by writing a 1 to this bit.
MPF, Magic Packet Received Flag. This bit is set to logic 1 to indicate when a wake-up event was generated due
to the reception of a Magic Packet. Application software must clear this flag by writing a 1 to this bit.
WUFE, Wake-Up Frame Enable. Setting this bit to logic 1 invokes sleep mode and allows the reception of network
wake-up frame to generate a wake-up event.
MPE, Magic Packet Enable. Setting this bit to logic 1 invokes sleep mode and allows the reception of a Magic
Packet to generate a wake-up event.
59 of 97