 English |
|
|
|
|
|
|
|
| DS1284_06 Datasheet, PDF (4/18 Pages) Dallas Semiconductor – Watchdog Timekeepers | |||
| |||
| ◁ |
DS1284/DS1286
DIP
PIN
EDIP PLCC
NAME
FUNCTION
Primary Power-Supply Input. When voltage is applied within
normal limits, the device is fully accessible and data can be
28
28
28
VCC
written and read. When a backup supply is connected to the
device and VCC is below VTP, read and writes are inhibited.
However, the timekeeping function continues unaffected by the
lower input voltage.
Figure 1. Block Diagram
X1
Oscillator
÷8
X2
DS1286
only
÷ 40.96
÷ 40.96
PF delay
÷ 10
VCC
Power
Switch
V BAT
GND
÷4
DS1286 only
1024Hz
SQW
A0-A5
CE
OE
WE
Internal Registers
External Registers,
clock, calendar,
time of day alarm
Command
Register
Update seconds through
years and check time of
day alarm
TD INT
WD INT
Swap
pins
N
V CC
100Hz
IBH
P
User RAM
100Hz
50 Bytes
Internal Counters
Internal Registers
External
External
Registers
Registers
N
Watchdog Alarm
Hundredths of
Internal Counters
Seconds
Data I/O Buffers
DS1284/DS1286
DQ0âDQ7
INTA
INTB/
(INTB)
4 of 18
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese