STK14C88-5 Datasheet, PDF (9/17 Pages) Cypress Semiconductor – 256 Kbit (32K x 8) AutoStore nvSRAM

STK14C88-5
AC Switching Characteristics
SRAM Read Cycle
Parameter
Cypress
Parameter
Alt
t_ACE
t_RC ^[9]
t_AA ^[10]
t_DOE
t_OHA ^[10]
t_LZCE ^[11]
t_HZCE ^[11]
t_LZOE ^[11]
t_HZOE ^[11]
t_PU ^[8]
t_PD ^[8]
t_ELQV
t_AVAV, t_ELEH
t_AVQV
t_GLQV
t_AXQX
t_ELQX
t_EHQZ
t_GLQX
t_GHQZ
t_ELICCH
t_EHICCL
Switching Waveforms
Description
Chip Enable Access Time
Read Cycle Time
Address Access Time
Output Enable to Data Valid
Output Hold After Address Change
Chip Enable to Output Active
Chip Disable to Output Inactive
Output Enable to Output Active
Output Disable to Output Inactive
Chip Enable to Power Active
Chip Disable to Power Standby
35 ns
Min
Max
35
35
35
15
5
5
13
0
13
0
35
Figure 8. SRAM Read Cycle 1: Address Controlled ^{[9, 10]}
W5&
$''5(66
45 ns
Unit
Min Max
45
ns
45
ns
45
ns
20
ns
5
ns
5
ns
15
ns
0
ns
15
ns
0
ns
45
ns
'4'$7$287
W_$$
W2+$
'$7$9$/,'
$''5(66
&(
2(
'4'$7$287
Figure 9. SRAM Read Cycle 2: CE and OE Controlled ^[9]
W5&
W/=&(
W$&(
W3'
W_+=&(
W'2(
W/=2(
W₊₌₂₍
'$7$9$/,'
W₃₈
,&&
67$1'%<
Notes
9. WE and HSB must be HIGH during SRAM Read cycles.
10. Device is continuously selected with CE and OE both Low.
11. Measured ±200 mV from steady state output voltage.
$&7,9(
Document Number: 001-51038 Rev. **
Page 9 of 17
[+] Feedback