English
Language : 

CY8CLED08_11 Datasheet, PDF (9/52 Pages) Cypress Semiconductor – EZ-Color™ HB LED Controller Binning compensation
CY8CLED08
5. Pin Information
5.1 Pinouts
5.1.1 48-Pin Part Pinout QFN
Table 5-1. 48-Pin Part Pinout (QFN)[1]
Pin
Type
Pin
No. Digital Analog Name
Description
1
I/O
I P2[3] Direct switched capacitor block input.
2
I/O
I P2[1] Direct switched capacitor block input.
3
I/O
P4[7]
4
I/O
P4[5]
5
I/O
P4[3]
6
I/O
P4[1]
7
Power
SMP Switch mode pump (SMP) connection to external
components required.
8
I/O
P3[7]
9
I/O
P3[5]
10 I/O
P3[3]
11
I/O
P3[1]
12 I/O
P5[3]
13 I/O
14 I/O
15 I/O
P5[1]
P1[7]
P1[5]
I2C serial clock (SCL).
I2C serial data (SDA).
16 I/O
17 I/O
P1[3]
P1[1]
Crystal input (XTALin), I2C SCL, ISSP-SCLK[1].
18
Power
19 I/O
Vss
P1[0]
Ground connection.
Crystal Output (XTALout), I2C SDA, ISSP-SDATA[1].
20 I/O
P1[2]
21 I/O
P1[4] Optional external clock input (EXTCLK).
22 I/O
P1[6]
23 I/O
P5[0]
24 I/O
P5[2]
25 I/O
P3[0]
26 I/O
P3[2]
27 I/O
P3[4]
28 I/O
P3[6]
29
Input
XRES Active high external reset with internal pull down.
30 I/O
P4[0]
31 I/O
P4[2]
32 I/O
P4[4]
33 I/O
P4[6]
34 I/O
I P2[0] Direct switched capacitor block input.
35 I/O
I P2[2] Direct switched capacitor block input.
36 I/O
P2[4] External Analog Ground (AGND).
37 I/O
P2[6] External Voltage Reference (VRef).
38 I/O
I P0[0] Analog column mux input.
39 I/O
I/O P0[2] Analog column mux input and column output.
40 I/O
I/O P0[4] Analog column mux input and column output.
41 I/O
I P0[6] Analog column mux input.
42
Power
VDD
Supply voltage.
43 I/O
I P0[7] Analog column mux input.
44 I/O
I/O P0[5] Analog column mux input and column output.
A, I, P2[3] 1
A, I, P2[1] 2
P4[7] 3
P4[5] 4
P4[3] 5
P4[1] 6
SMP 7
P3[7] 8
P3[5] 9
P3[3] 10
P3[1] 11
P5[3] 12
Figure 5-1. 48-Pin Device
QFN
(Top View)
36 P2[4], External AGND
35 P2[2], A, I
34 P2[0], A, I
33 P4[6]
32 P4[4]
31 P4[2]
30 P4[0]
29 XRES
28 P3[6]
27 P3[4]
26 P3[2]
25 P3[0]
Notes
1. These are the ISSP pins, which are not High Z at POR.
2. The center pad on the QFN package should be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it should
be electrically floated and not connected to any other signal.
Document Number: 001-12981 Rev. *J
Page 9 of 52