CY2304_13 Datasheet, PDF (9/17 Pages) Cypress Semiconductor – 3.3 V Zero Delay Buffer

Switching Waveforms
Figure 3. Duty Cycle Timing
1.4 V
t₁
t₂
1.4 V
1.4 V
Figure 4. All Outputs Rise/Fall Time
2.0 V
OUTPUT _{0.8 V}
t₃
2.0 V
0.8 V
t₄
Figure 5. Output-Output Skew
OUTPUT
1.4 V
OUTPUT
t₅
1.4 V
Figure 6. Input-Output Skew
INPUT
V_DD/2
FBK
t₆
V_DD/2
Figure 7. Device-Device Skew
FBK, Device 1
V_DD/2
FBK, Device 2
t₇
V_DD/2
3.3 V
0V
CY2304
Document Number: 38-07247 Rev. *K
Page 9 of 17