CY8C3244LTI-123T Datasheet, PDF (8/128 Pages) Cypress Semiconductor – Programmable System-on-Chip (PSoC®)

PSoC^® 3: CY8C32 Family Data Sheet
Figure 2-5. 68-pin QFN Part Pinout^[7]
(GPIO) P2[6] 1
(GPIO) P2[7] 2
(I2C0: SCL, SIO) P12[4] ₃
(I2C0: SDA, SIO) P12[5] 4
VSSB 5
IND ₆
VBOOST ₇
VBAT ₈
VSSD 9
XRES 10
(TMS, SWDIO, GPIO) P1[0] 11
(TCK, SWDCK, GPIO) P1[1] ₁₂
(Configurable XRES, GPIO) P1[2] 13
(TDO, SWV, GPIO) P1[3] 14
(TDI, GPIO) P1[4] 15
(NTRST, GPIO) P1[5] ₁₆
VDDIO1 ₁₇
Lines show VDDIO
to I/O supply
association
QFN
(TOP VIEW)
51 ^{P0[3] (GPIO, EXTREF0)}
50 P0[2] (GPIO)
49 P0[1] (GPIO)
48 P0[0] (GPIO)
47 _{P12[3] (SIO)}
46 P12[2] (SIO)
45 VSSD
44 VDDA
43 VSSA
42 VCCA
41 P15[3] (GPIO, KHZ XTAL: XI)
40 ^{P15[2] (GPIO, KHZ XTAL: XO)}
39 P12[1] (SIO, I2C1: SDA)
38 P12[0] (SIO, 12C1: SCL)
37 P3[7] (GPIO)
36 P3[6] (GPIO)
35 VDDIO3
Notes
7. The center pad on the QFN package should be connected to digital ground (VSSD) for best mechanical, thermal, and electrical performance. If not connected to
ground, it should be electrically floated and not connected to any other signal. For more information, see AN72845, Design Guidelines for QFN Devices.
8. Pins are Do Not Use (DNU) on devices without USB. The pin must be left floating.
Document Number: 001-56955 Rev. *Y
Page 8 of 128