|
CYW89035 Datasheet, PDF (28/45 Pages) Cypress Semiconductor – Complies with Bluetooth Core Specification version 4.2 including Basic Rate (BR) BR/BLE | |||
|
◁ |
PRELIMINARY
CYW89035
3.1.1 Core Buck Regulator
Table 10. Core Buck Regulator
Parameter
Conditions
Min.
Typ.
Max.
Unit
Input supply voltage DC, VBAT
CBUCK output current
Output voltage range
DC voltage range
â
Programmable, 30mV/step
default = 1.35V (bits = 0000)
1.62
3.0
3.63
V
â
â
65
mA
1.2
1.35
1.5
V
Output voltage DC accuracy
LPOM ripple voltage, static
Efficiency (high load)
Efficiency (low load)
Startup time
External inductor L
External output capacitor, Cout
External input capacitor, Cin
Input supply voltage ramp-up time
Includes load and line regulation:
Before trimming
â4
After trimming
â2
Measured with 20 MHz bandwidth limit,
static load. Max ripple based on VBAT = 3V,
Vout = 1.35V
Inductor:
0806 inch-size, Tmax = 1 mm,
2.2 μH ±25%, DCR = 114 m⦠±20%,
â
ACR<1⦠(for frequency <1 MHz)
Capacitor:
1 μF ±10%, 6.3V, 0603 inch, X5R, MLCC
capacitor + board total-ESR < 20 mâ¦
10â50 mA load current, Vout = 1.35V,
Vbat = 3V @25°C
Inductor:
0806 inch-size, Tmax = 1 mm,
2.2 μH ±25%, DCR = 114 m⦠±20%,
â
ACR<1⦠(for frequency<1 MHz)
Capacitor:
1 μF ±10%, 6.3V, 0603 inch, X5R, MLCC
capacitor +board total-ESR < 20 mâ¦
1â5 mA load current, Vout = 1.35V,
Vbat = 3V @25°C
Inductor:
0806 inch-size, Tmax = 1 mm,
2.2 μH ±25%, DCR = 114 m⦠±20%,
â
ACR<1⦠(for frequency<1 MHz)
Capacitor:
1 μF ±10%, 6.3V, 0603 inch, X5R, MLCC
capacitor +board total-ESR < 20 mâ¦
See Table 11 on page 29.
â
2.2 μH ±25%, DCR = 114 m⦠±20%,
ACR<1⦠(for frequency<1 MHz)
â
1 μF ±10%, 6.3V, 0603 inch, X5R, MLCC
capacitor +board total-ESR < 20 mâ¦
0.7
For SR_VDDBAT 3V pin
Ceramic, X5R, 0402, ESR<30 m⦠at
0.7
4 MHz, +/-20%, 6.3V, 4.7 μF
0 to 3.3V
40
â
+4
%
+2
%
â
30
mVpp
85
â
%
80
â
%
â
â
â
2.2
â
μH
1
1.1
μF
4.7
5.64
μF
â
â
μs
â Minimum capacitor value refers to residual capacitor value after taking into account part-to-part tolerance, DC-bias, temperature,
and aging.
â Maximum capacitor value refers to the total capacitance seen at a node where the capacitor is connected. This also includes any
decoupling capacitors connected at the load side, if any.
Document Number: 002-14957 Rev. *B
Page 28 of 45
|
▷ |