English
Language : 

W48C20 Datasheet, PDF (2/4 Pages) Cypress Semiconductor – Audio Subsystem Clock Generator
W48C20
Pin Definitions
Pin Name Pin No.
X1
1
VDD
2
GND
3
OUTPUT
4
OUTPUT
5
OUTPUT
6
OUTPUT
7
X2
8
Pin Type
I
P
P
O
O
O
O
I
Pin Description
Crystal connection or external clock frequency input (14.318 MHz).
Power supply connection.
Ground connection.
16.9344-MHZ clock output for stereo codec.
24.576-MHz clock output for stereo codec.
33.868-MHz clock output for OPL4.
14.318-MHz clock buffered output for OPL3 or PCMCIA controller.
Crystal connection. Leave this pin unconnected when using an external clock.
External Components/Crystal Selection
The W48C20 incorporates a crystal oscillator circuit designed
to provide 50% duty cycle over a range of operating conditions,
including the addition of external crystal load capacitors to pins
X1 and X2. A parallel resonant 14.318-MHz, 12-pF load crystal
is recommended. A series-resonant crystal or a parallel reso-
nant crystal specifying a different load can be used, but either
will result in frequencies which are slightly different from the
ideal (up to 0.06%).
The crystal load capacitance can be increased by adding a
capacitor to each of the X1 and X2 pins and ground. This en-
ables the use of a crystal specifying a load greater than 12 pF
without changing the output frequency.
Duty cycle is also maintained when using an external clock
source (connected to X1, X2 left unconnected) as long as the
external clock has good duty cycle. The circuit exhibits about
50% less clock jitter from the 14.318-MHz output when com-
pared to similar devices.
14.318 MHz IN
Pin 1 8
33Ω (optional)
2.2 µF
(optional)
V
0.1 µF
G
27
36
45
14.3 MHz OUT
33.9 MHz OUT
33Ω (optional)
33Ω (optional)
33Ω (optional)
16.9 MHz OUT 24.6 MHz OUT
Figure 1. Suggested Layout
2