CYDM256B16 Datasheet, PDF (2/25 Pages) Cypress Semiconductor – 1.8V 4K/8K/16K x 16 MoBL® Dual-Port Static RAM

I/O[15:0]_L
UB_L
LB_L
IO
Control
IO
Control
CYDM256B16
CYDM128B16
CYDM064B16
I/O[15:0]_R
UB_R
LB_R
16K X 16
Dual Ported Array
Address Decode
Address Decode
A[13:0]_L
CE _L
OE _L
R/W _L
SEM_L
BUSY _L
Interrupt
Arbitration
Semaphore
INT_L
Mailboxes
M/S
INT_R
IRR₀ ,IRR₁
CE_L
OE_L
R/W_L
Input Read
Register and
Output Drive
Register
SFEN
CE _R
OE _R
R/W _R
ODR₀ - ODR₄
Figure 1. Top Level Block Diagram^{[1, 2]}
Notes:
1. A₀–A₁₁ for 4K devices; A₀–A₁₂ for 8K devices; A₀–A₁₃ for 16K devices.
2. BUSY is an output in master mode and an input in slave mode.
A [13:0]_R
CE _R
OE _R
R/W _R
SEM_R
BUSY _R
Document #: 001-00217 Rev. *E
Page 2 of 25
[+] Feedback