CY2314ANZ Datasheet, PDF (2/8 Pages) Cypress Semiconductor – 14 Output, 3.3V SDRAM Buffer for Desktop PCs with 3 DIMMs

CY2314ANZ
Pin Summary
Name
V_DD
V_SS
V_DDIIC
V_SSIIC
BUF_IN
OE
SDATA
SCLK
SDRAM [0-13]
Pins
1, 5, 24, 28
4, 8, 21, 25
13
16
9
20
14
15
2, 3, 6, 7, 10, 11, 18, 19, 22, 23, 26,
27, 12, 17
Description
3.3V Digital voltage supply
Ground
Serial interface voltage supply
Ground for serial interface
Input clock
Output Enable, three-states outputs when LOW. Internal pull-up to
V_DD
Serial data input, internal pull-up to V_DD
Serial clock input, internal pull-up to V_DD
SDRAM clock outputs
Device Functionality
OE
0
1
SDRAM [0-13]
High-Z
1 x BUF_IN
Serial Configuration Map
• The Serial bits will be read by the clock driver in the following
order:
Byte 0 - Bits 7, 6, 5, 4, 3, 2, 1, 0
Byte 1 - Bits 7, 6, 5, 4, 3, 2, 1, 0
.
Byte N - Bits 7, 6, 5, 4, 3, 2, 1, 0
• Reserved and unused bits should be programmed to “0”
• Serial interface address for the CY2314ANZ is:
A6 A5 A4 A3 A2 A1 A0 R/W
1
1
0
1
0
0
1 ----
Byte 0:SDRAM Active/Inactive Register
(1 = Enable, 0 = Disable), Default = Enabled
Bit Pin #
Description
Bit 7 11 SDRAM5 (Active/Inactive)
Bit 6 10 SDRAM4 (Active/Inactive)
Bit 5 --
Reserved, drive to 0
Bit 4 --
Reserved, drive to 0
Bit 3 7
SDRAM3 (Active/Inactive)
Bit 2 6
SDRAM2 (Active/Inactive)
Bit 1 3
SDRAM1 (Active/Inactive)
Bit 0 2
SDRAM0 (Active/Inactive)
Byte 1: SDRAM Active/Inactive Register
(1 = Active, 0 = Inactive), Default = Active
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Pin #
27
26
23
22
--
--
19
18
Description
SDRAM11 (Active/Inactive)
SDRAM10 (Active/Inactive)
SDRAM9 (Active/Inactive)
SDRAM8 (Active/Inactive)
Reserved, drive to 0
Reserved, drive to 0
SDRAM7 (Active/Inactive)
SDRAM6 (Active/Inactive)
Byte 2: SDRAM Active/Inactive Register
(1 = Active, 0 = Inactive), Default = Active
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Pin #
17
12
--
--
--
--
--
--
Description
SDRAM13 (Active/Inactive)
SDRAM12 (Active/Inactive)
Reserved, drive to 0
Reserved, drive to 0
Reserved, drive to 0
Reserved, drive to 0
Reserved, drive to 0
Reserved, drive to 0
Document #: 38-07143 Rev. *A
Page 2 of 8